

WAFER FOUNDRY SERVICES

408-432-9100

www.impweb.com

info@impinc.com

- Service Overview
- Selection Guide
- Process Specifications
- Test and Packaging
- Quality

Table of Contents

Introduction to Wafer Fabrication Services	1
Customer Centered Silicon Wafer Fabrication Services	3
Capability and Services	7
Process Selection Guide and Technology	9
Process Selection Guide	11
Process Technology Overview	12
Process C0809 - 5 Volt Analog	13
NEW Process C0810 - High-Resistance Poly for Analog	15
Process C1004 - 5 Volt Digital	17
Process C1012 - 5 Volt Digital	19
Process C1015 - Analog Mixed Mode	21
NEW Process C1026 - Schottky Diode and Low TC P-Poly Resistor	23
NEW Process C1027 - Low TC P-Poly Resistor	25
NEW Process C1028 - Low TC P-Poly Resistor	27
NEW Process C1029 - Schottky Diode and High-Resistance P-Poly Resistor	29
Process C1201 - Digital Double-Metal	31
Process C1202 - Analog Mixed Mode	33
Process C1203 - 2.0GHz	35
Process C1206 - 6.4GHz	39
Process C1209 - EECMOS	43
Process C1210 - Zero Threshold Devices	47
Process C1212 - 12 Volt Bipolar Operation	51
Process C1215 - Low Threshold Devices	55
Process C1216 - 15 Volt Operation	57
Process C1219 - EEPROM	59
Process C1221 - High-Resistance Poly for Analog	61
Process C1225 - BiCMOS	65
Process C1226 - 100V CMOS, Double Metal - Double Poly	69
Process C1227 - 30V Double Metal - Double Poly	71
NEW Process C1229 - 30V Double Metal - Double Poly	73
NEW Process C1230 - Low TCR P-Poly for Analog	75
NEW Process C1231 - 30V Double Metal - Double Poly	79
NEW Process C1232 - EEPROM with Lateral PNP	81
Process C1601 - Analog Mixed Mode	83
Process C3013 - 10 Volt Single Metal Analog	85
Process C3014 - 5 Volt Single Metal Analog	87
Process C3015 - Digital	89
Process C3017 - 10 Volt Analog Mixed Mode	91
Process C3025 - 10 Volt Analog	93
Process C5014 - 5 Volt Analog	95
Test and Packaging Capability	97
Quality at IMP - Our Policy	101
Contact Information	105
IMP Contact Information	107
IMP Sales Offices, Representatives and Distributors	109
Map to IMP - San Jose, CA	113
Registration and Update Card	115

Introduction to Wafer Fabrication Services

Customer Centered Silicon Wafer Fabrication Services

Introduction

IMP specializes in high-volume manufacturing of analog and mixed-signal process technologies. Standard analog and mixed-signal capabilities include low (1.5V) and high voltage (12/20/30/100V) processes, low temperature coefficient poly resistors, Schottky diodes, fusible link technology, EPROM/EEPROM modules, high resistivity poly and double poly process options. IMP also has volume manufacturing expertise in processes above 500 Volts.

A particular strength of IMP is the ability to rapidly port a customer's existing process into the volume production facility.

IMP participates in four business areas:

- ◆ **Database Production**
Customer products designed for standard IMP processes and design rules.
- ◆ **Process Porting**
Customer developed wafer manufacturing processes are installed in IMP facilities.
- ◆ **Process Development**
Major modification to an existing IMP process to meet specific customer requirements.
- ◆ **Silicon Venture Partner**
Project partnerships with fabless start-ups.

IMP will supply customers with wafers, die or finished packaged and tested devices.

Domestic Wafer Fabrication Facility

IMP operates an ISO 9001 registered, 16,000 square foot facility in San Jose, CA, with an 8,000 square foot class 10 clean room. Wafer capacity is 20,000, 5" wafers starts per month.

With a USA based location, domestic customers receive same-day, real-time answers to technical and delivery queries. Compared to Pacific Rim and European foundries, communication with IMP is easy, faster and more economical. A fast, effective communication channel is an often overlooked key factor in selecting a foundry partner.

Flexibility

Tight design rules and a staff of experienced process technologists allow IMP to accommodate almost any customer requirement. Unlike many foundries with rigid "canned" options, IMP actively encourages partners with new or modified process requirements. An existing process can be ported to IMP's facility when volume warrants.

IMP will supply wafers, die or provide a complete turn key solution

IMP Custom Silicon Support Teams

To meet the rapidly changing needs of our customers, we provide a highly flexible and responsive service. To that end, our engineering staff works closely with you from the difficult phase of prototyping through to full circuit production.

Our silicon foundry operation centers around technical account managers, dedicated production planning administrators, and process and circuit designers operating as a consulting team for the customer.

Experienced in the design, fabrication, packaging and testing of digital, analog, and mixed-signal integrated circuits, these experts are available at any time to meet with your technical and business staff to assist in delivering high quality prototype and production wafers to your schedule and at the highest quality levels. The staff will work with foundry partners to enhance yield and advise on changes that will improve manufacturability.

Our commitment to this level of customer support is because we recognize its importance in achieving timely product introductions in highly competitive markets.

Design Inputs

The IMP wafer foundry accepts customer database designs in GDS II format and PG tapes. If required engineering support is available to convert your tooling from an existing foundry to IMP standards. IMP provides all the design rules and electrical parameters needed to modify new designs.

Test Capability

IMP offers a full range of test capability for digital, analog and mixed-signal products. Precision analog and high speed mixed-signal capability is available.

IMP has in-house test capability for both digital and analog tests using Trillium, Sentry 20/21, LTX77/ Synchro, MCT and other testers.

Packaging

IMP recognizes time-to-market is a critical customer concern and that fast turnaround prototypes are a key element in reducing a foundry partner's time-to-market. IMP operates an in-house prototype packaging service for fast response.

High-volume production packaging services are provided by IMP qualified assembly vendors.

Delivering Quality

IMP Facilities are certified to ISO 9001, 1994 Edition. In 1996, IMP received dual certification by the American National Standards Institute Registration Board (RAB) in the U.S. and by the Dutch Council for Accreditation (RvA) in Europe.

IMP uses statistical process control for real time monitoring of all silicon manufacturing operations. Over 180 control charts are maintained on-line. Cp and Cpk trends are maintained on critical parameters such as: gate oxide thickness, poly sheet resistance, poly width, diffusion width, field oxide thickness, intermetal oxide thickness, threshold voltages, breakdown voltages and transistor gains. Device parameters are collected on all processes. The result is exceptional quality.

Many leading companies have selected IMP as their manufacturing partner:

- ◆ Adaptec
- ◆ Apple Computer
- ◆ Conner Archive
- ◆ Hewlett Packard
- ◆ International Rectifier
- ◆ Level One
- ◆ Linfinity
- ◆ Rockwell International
- ◆ Siemens
- ◆ Tektronix
- ◆ TEMIC

Turnkey Solutions

Customers with turn-key requirements are served with IMP's production-proven test facility, quick-turn in-house packaging capability and off-shore volume packaging resources.

Packaged devices can be drop shipped to customers anywhere in the world.

Intellectual Property Security

All customer designs and tooling are held in the strictest confidence.

Your Next Step

The IMP team approach to silicon foundry services is your path to satisfaction. Whether you have your own design resource and facility, want to utilize outside third-party design expertise, want to port an existing process or need a process designed to your specification or are simply seeking a second source, IMP is the foundry to provide you with cost-effective and timely silicon solutions.

Company Profile

IMP, Inc. designs, manufactures and markets standard-setting analog integrated circuits and specialty analog wafer foundry processes for data communications and power management applications in computer, communications and control systems. IMP products are sold through a worldwide network of representatives and distributors

Company Facilities

IMP headquarters and ISO 9001 certified wafer fabrication and test facility are located in San Jose, California. Product development centers are in Pleasanton, California and Lee, New Hampshire. The company employs 225 people.

Wafer Fabrication and Manufacturing Services

High-volume, analog and mixed-signal wafer foundry services on low-power, high-voltage, CMOS, BiCMOS, and EEPROM processes, including turnkey packaging and test capabilities. Fabrication services include database production using IMP standard processes, and porting of customer-owned technology.

Analog Integrated Circuit Products

Innovative analog integrated circuit products serving basic system infrastructure applications in computer, communications and control systems. Key areas of focus are;

Data Communications Interface - Internal system data communications devices, including memory bus terminators and second-generation Small Computer Serial Interface (SCSI) terminators.

Power Management - Devices to generate, distribute, protect and manage thermal and power consumption characteristics of desktop and portable computers, mobile communication devices and battery powered electronic systems. Examples include microprocessor supervisors and high-frequency switching converters.

The company also supplies read-channels, preamplifiers, programmable filters, write drivers and other complex mixed-signal ICs for tape back-up and other mass-storage peripherals.

Management

Phil Ferguson, President and CEO; Tarsaim Batra, VP manufacturing; Jerry DaBell, Senior VP product development; Moiz Khambaty, VP technology; Ron Laugesen, VP product and test engineering; and Barry Wiley, VP marketing and sales.

Board members are Phil Ferguson, President and CEO; Zvi Grinfas, Consultant; Peter D. Olson, President and CEO of H3D, Inc.; and Bernard V. Vonderschmitt, Chairman of Xilinx, Inc.

For More Information

Write, call or fax the company; visit the IMP web site at www.impweb.com; email info@impinc.com or contact the Fax-on-Demand system at 1-800-249-1614 (domestic)/303-575-6156 (international).

Capability and Services

CMOS Technology

IMP offers a wide selection of single/double metal and single/double poly layer CMOS technologies, down to 0.8 micron feature sizes. This includes n-well and p-well versions with epitaxial/non-epitaxial starting materials and custom parameter options for specific applications.

Low and zero threshold process are available. Poly-to-poly capacitors are available for analog signal conditioning applications. Operating voltages range from 1.5V to 100V.

BiCMOS Technology

IMP combines bipolar and CMOS processes into a highly integrated solution for users requiring the speed of bipolar and low power/high density of CMOS. BiCMOS product offerings include 5V, 12V and 30V processes. High sheet resistance poly is available for high-value resistor applications. A low temperature coefficient poly is available for low temperature coefficient (TC) resistors.

High Voltage Technology

A 15V, 1.2 micron process combines the digital density of a 1.2 micron double metal process with high voltage drivers through a dual-gate approach. This combination makes the process attractive for applications such as LCD display drivers, print-head drivers, peripheral interface circuits, motor controllers, PWM/SMPS controllers and CCD drivers which often require large amounts of dense logic on the same chip. The basic design rule set of a 1.2 micron process applies with separate rules for the high-voltage section.

Several 30V BiCMOS processes target power management applications, such as SMPS controllers, traditionally served by bipolar technology.

IMP, 100V process targets SMPS controllers, Electroluminescent (EL) and Vacuum Florescent (VF) display drivers and computer peripherals.

EEPROM and EPROM Technology

Electrically erasable CMOS technology provides programmability in digital and mixed-signal systems. IMP's EECMOS process simplifies post-fabrication calibrations and reprogramming for custom digital and analog logic applications.

Low Voltage Technology

A true low-voltage process has been developed by enhancing IMP's standard CMOS technology. It is a product of IMP's expertise in mixed analog and digital CMOS process technology and internal circuit design need. This process meets 3V power supply requirements and can be used for 1.5V battery-operated IC products. IMP manufactures integrated disk drive read channel ICs using this production proven 3V process.

Packaging

IMP offers a wide selection of industry-standard packages. Thru-hole packages include dual-inline-packages (DIP) and pin grid arrays. Surface-mount packages, from 3 to 256 pins, include small-outline IC (SOIC) and SOT packages, plastic and ceramic leaded chip carriers, and quad flat packs. Thin surface-mount packages are available in thin quad flat packs (TQFP) and thin small outline packs (TSOPs).

Test

IMP has in-house test capability for both digital, analog and mixed-signal tests using Trillium, Sentry 20/21, LTX77/Synchro, MCT and other testers.

Process Selection Guide and Technology

Process Selection Guide

New Offering	Process	Technology (μ)	# Poly Layers	# Metal Layers	# Masks	Well Type	Digital	Analog	BiCMOS	E ²	High Voltage	Low Threshold	High ρ Poly	Low TC Poly Resistors	Schottky Diode	Low-Voltage Bipolar	High-Voltage Bipolar	Low-Voltage CMOS	High-Voltage CMOS	Comments
	C0809	0.8	2	2	14	N												5		
◆	C0810	0.8	2	2	15	N												5		High Density Analog Circuits
	C1004	1.0	1	2	12	N												5		Gate Array Applications
	C1012	1.0	1	2	14	N												5		NCR Equivalent
	C1015	1.0	2	2	14	N												5		
◆	C1026	1.0	2	2	20	N										5		5	20	
◆	C1027	1.0	2	2	18	N										5		5	20	
◆	C1028	1.0	2	2	20	N										5		5	20	
◆	C1029	1.0	2	2	20	N										5		5	20	
	C1201	1.2	1	2	11	N												5		
	C1202	1.2	2	2	12	N												5		
	C1203	1.2	2	2	14	N										5		5		Low cost 2GHz Process
	C1206	1.2	2	2	16	N										5		5		6.4GHz Process
	C1209	1.2	2	2	14	N												5		Mixed-Signal Process
	C1210	1.2	2	2	14	N												5		Zero Threshold Devices
	C1212	1.2	2	2	17	N											12	5		
	C1215	1.2	2	2	13	N												5		Low Threshold Devices
	C1216	1.2	2	2	15	N													15	Under Development
	C1219	1.2	2	2	17	N												5		
	C1221	1.2	2	2	18	N										5		5		6.2GHz
	C1225	1.2	1	2	16	N										5		5		
	C1226	1.2	2	2	19	N												5	100	
	C1227	1.2	2	2	15	N										5			30	
◆	C1229	1.2	2	2	13	N												5	30	
◆	C1230	1.2	2	2	18	N										5		5		
◆	C1231	1.2	2	2	16	N										5	30	5	30	
◆	C1232	1.2	2	2	20	N										5		5		
	C1601	1.6	2	2	13	N												5		Mixed-Signal Designs
	C3013	3	2	1	11	P												5	10	
	C3014	2	2	1	10	P												5	10	
	C3015	3	1	1	9	P													10	
	C3017	3	2	2	13	P													10	
	C3025	3	2	1	9	P													10	
	C5014	5	2	1	11	P													15	15V RCA/AMI Equivalent

Process Technology Overview

IMP processes cover a wide range of operating voltages from 1.5 Volts up to 100 Volts. All processes are available with double poly and double metal layers.

Process / Parameters Technology	5.0 Micron CMOS	3.0 Micron CMOS	1.2 Micron CMOS BiCMOS EEPROM	1.2 Micron High Voltage	1.0 Micron CMOS	0.8 Micron CMOS
Well Type	Both	P-Well	N-Well	N-Well	N-Well	N-Well
Poly Layers	Single/Double	Single/Double	Single/Double	Single/Double	Single/Double	Single/Double
Poly Width / Space (μm)	5.0/2.5	3.0/2.5	1.5/2.0	1.5/2	1.0/1.4	0.8/1.0
Metal Layers	Single/Double	Single/Double	Single/Double	Single/Double	Single/Double	Single/Double
Metal 1 Width/Space (μm)	5.0/3.0	3.5/2.5	2.5/1.5	2.5/1.5	1.4/1.2	1.4/1.0
Metal 2 Width/Space (μm)	7.0/3.0	5.0/3.0	2.5/1.5	2.5/1.5	2.0/1.4	1.4/1.1
Contact (μm)	3.0x3.0	2.0x2.0	1.5x1.5	1.5x1.5	1.2x1.2	0.8x0.8
Via (μm)	3.0x3.0	2.0x2.0	1.5x1.5	1.5x1.5	1.2x1.2	0.8x0.8
Operating Voltage (V)	15/10	10/5/3	15/5/3	100/5	5/3	5/3
Gate Oxide Thickness (Å)	1,080	500	250	240	210	170
Field Oxide Thickness (Å)	13,000	8,000	8,000	8,000	7,000	4,500
Conduction Factor- N	26	47	75	78	87	95
Conduction Factor- P	9.0	17	25	25	28	31
B_VDSSN (min) (V)	20	12	18/7/7	100/5	7	7
B_VDSSP (min) (V)	-20	-12	-18/-7/-7	-100/-5	-7	-7
Process	C5014	C3017	C1202	C1226	C1004	C0809

Process C0809

CMOS 0.8 μ m

5 Volt Analog

Electrical Characteristics

T=25°C Unless otherwise noted

N-Channel Transistor	Symbol	Minimum	Typical	Maximum	Unit	Comments
Threshold Voltage	V_{T_N}	0.6	0.8	1.0	V	100x0.8 μ m
Body Factor	γ_N		0.74		$V^{1/2}$	100x0.8 μ m
Conduction Factor	β_N	75	94	115	$\mu A/V^2$	100x100 μ m
Effective Channel Length	L_{eff_N}		0.8		μ m	100x0.8 μ m
Width Encroachment	ΔW_N		0.3		μ m	Per side
Punch Through Voltage	$BVDSS_N$	7	13		V	
Poly Field Threshold	$VTF_{P(N)}$	10	17		V	


P-Channel Transistor	Symbol	Minimum	Typical	Maximum	Unit	Comments
Threshold Voltage	V_{T_P}	-0.7	-0.9	-1.1	V	100x0.8 μ m
Body Factor	γ_P		0.57		$V^{1/2}$	100x0.8 μ m
Conduction Factor	β_P	25	31	37	$\mu A/V^2$	100x100 μ m
Effective Channel Length	L_{eff_P}		0.85		μ m	100x0.8 μ m
Width Encroachment	ΔW_P		0.4		μ m	Per side
Punch Through Voltage	$BVDSS_P$	-7	-12		V	
Poly Field Threshold Voltage	$VTF_{P(P)}$	-10	-17		V	

Diffusion & Thin Films	Symbol	Minimum	Typical	Maximum	Unit	Comments
Well (field) Sheet Resistance	$\rho_{N-well(f)}$	0.50	0.65	0.80	$K\Omega/\square$	n-well
N+ Sheet Resistance	ρ_{N+}	45	60	75	Ω/\square	
N+ Junction Depth	x_{jN+}		0.25		μ m	
P+ Sheet Resistance	ρ_{P+}	68	90	112	Ω/\square	
P+ Junction Depth	x_{jP+}		0.4		μ m	
Gate Oxide Thickness	T_{GOX}		17.5		nm	
Field Oxide Thickness	T_{FIELD}		700		nm	
Bottom Poly Sheet Res.	ρ_{POLY1}	15	23	32	Ω/\square	
Gate Poly Sheet Resistance	ρ_{POLY2}	15	23	32	Ω/\square	
Metal-1 Sheet Resistance	ρ_{M1}	40	60	80	$m\Omega/\square$	
Metal-2 Sheet Resistance	ρ_{M2}	20	30	40	$m\Omega/\square$	
Passivation Thickness	T_{PASS}		200+900		nm	oxide+nit.
High Resistance Poly	$\rho_{HI-POLY}$	1.5	2.0	2.5	$K\Omega/\square$	


Capacitance	Symbol	Minimum	Typical	Maximum	Unit	Comments
Gate Oxide	C_{OX}		1.97		fF/ μ m ²	
Metal-1 to Poly1	C_{M1P}		0.046		fF/ μ m ²	
Metal-1 to Silicon	C_{M1S}		0.028		fF/ μ m ²	
Metal-2 to Metal-1	C_{MM}		0.038		fF/ μ m ²	
Poly-1 to Poly-2	C_{PP}	0.69	0.822	1.015	fF/ μ m ²	

Physical Characteristics


Starting Material	P <100>	N+/P+ Width/Space	1.4 / 1.6 μ m
Starting Mat. Resistivity	25 - 50 Ω -cm	N+ To P+ Space	5.9 μ m
Typ. Operating Voltage	5V	Contact To Poly Space	0.8 μ m
Well Type	N-well	Contact Overlap Of Diffusion	0.7 μ m
Metal Layers	2	Contact Overlap Of Poly	0.7 μ m
Poly Layers	2	Metal-1 Overlap Of Contact	0.7 μ m
Contact Size	0.8x0.8 μ m	Metal-1 Overlap Of Via	0.7 μ m
Via Size	0.8x0.8 μ m	Metal-2 Overlap Of Via	0.7 μ m
Metal-1 Width/Space	1.4 / 1.0 μ m	Minimum Pad Opening	65x65 μ m
Metal-2 Width/Space	1.4 / 1.1 μ m	Minimum Pad-to-Pad Spacing	5.0 μ m
Gate Poly Width/Space	0.8 / 1.0 μ m	Minimum Pad Pitch	80.0 μ m




C0809 - n - Channel Transistor Characteristics



C0809 - P - Channel Transistor Characteristics



C0809 Vertical pnp Transistor Characteristics



C0809 Vertical pnp Transistor Characteristics

Process C0810

CMOS 0.8 μ m

High-Resistance Poly for Analog

Electrical Characteristics

T=25°C Unless otherwise noted

N-Channel Transistor	Symbol	Minimum	Typical	Maximum	Unit	Comments
Threshold Voltage	V_{T_N}	0.6	0.8	1.0	V	100x0.8 μ m
Body Factor	γ_N		0.74		$V^{1/2}$	100x0.8 μ m
Conduction Factor	β_N	75	94	115	$\mu A/V^2$	100x100 μ m
Effective Channel Length	L_{eff_N}		0.8		μ m	100x0.8 μ m
Width Encroachment	ΔW_N		0.3		μ m	Per side
Punch Through Voltage	$BVDSS_N$	7	13		V	
Poly Field Threshold	$VTF_{P(N)}$	10	17		V	


P-Channel Transistor	Symbol	Minimum	Typical	Maximum	Unit	Comments
Threshold Voltage	V_{T_P}	-0.7	-0.9	-1.1	V	100x0.8 μ m
Body Factor	γ_P		0.57		$V^{1/2}$	100x0.8 μ m
Conduction Factor	β_P	25	31	37	$\mu A/V^2$	100x100 μ m
Effective Channel Length	L_{eff_P}		0.85		μ m	100x0.8 μ m
Width Encroachment	ΔW_P		0.4		μ m	Per side
Punch Through Voltage	$BVDSS_P$	-7	-12		V	
Poly Field Threshold Voltage	$VTF_{P(P)}$	-10	-17		V	

Diffusion & Thin Films	Symbol	Minimum	Typical	Maximum	Unit	Comments
Well (field) Sheet Resistance	$\rho_{N-well(f)}$	0.50	0.65	0.80	$K\Omega/\square$	n-well
N+ Sheet Resistance	ρ_{N+}	45	60	75	Ω/\square	
N+ Junction Depth	x_{jN+}		0.25		μ m	
P+ Sheet Resistance	ρ_{P+}	68	90	112	Ω/\square	
P+ Junction Depth	x_{jP+}		0.4		μ m	
Gate Oxide Thickness	T_{GOX}		17.5		nm	
Field Oxide Thickness	T_{FIELD}		700		nm	
Bottom Poly Sheet Res.	ρ_{POLY1}	15	23	32	Ω/\square	
Gate Poly Sheet Resistance	ρ_{POLY2}	15	23	32	Ω/\square	
Metal-1 Sheet Resistance	ρ_{M1}	40	60	80	$m\Omega/\square$	
Metal-2 Sheet Resistance	ρ_{M2}	20	30	40	$m\Omega/\square$	
Passivation Thickness	T_{PASS}		200+900		nm	oxide+nit.
High Resistance Poly	$\rho_{HI-POLY}$	1.5	2.0	2.5	$K\Omega/\square$	


Capacitance	Symbol	Minimum	Typical	Maximum	Unit	Comments
Gate Oxide	C_{OX}		1.97		fF/ μ m ²	
Metal-1 to Poly1	C_{M1P}		0.046		fF/ μ m ²	
Metal-1 to Silicon	C_{M1S}		0.028		fF/ μ m ²	
Metal-2 to Metal-1	C_{MM}		0.038		fF/ μ m ²	
Poly-1 to Poly-2	C_{PP}	0.69	0.822	1.015	fF/ μ m ²	

Physical Characteristics


Starting Material	P <100>	N+/P+ Width/Space	1.4 / 1.6 μ m
Starting Mat. Resistivity	25 - 50 Ω -cm	N+ To P+ Space	5.9 μ m
Typ. Operating Voltage	5V	Contact To Poly Space	0.8 μ m
Well Type	N-well	Contact Overlap Of Diffusion	0.7 μ m
Metal Layers	2	Contact Overlap Of Poly	0.7 μ m
Poly Layers	2	Metal-1 Overlap Of Contact	0.7 μ m
Contact Size	0.8x0.8 μ m	Metal-1 Overlap Of Via	0.7 μ m
Via Size	0.8x0.8 μ m	Metal-2 Overlap Of Via	0.7 μ m
Metal-1 Width/Space	1.4 / 1.0 μ m	Minimum Pad Opening	65x65 μ m
Metal-2 Width/Space	1.4 / 1.1 μ m	Minimum Pad-to-Pad Spacing	5.0 μ m
Gate Poly Width/Space	0.8 / 1.0 μ m	Minimum Pad Pitch	80.0 μ m




C0810 - n - Channel Transistor Characteristics



C0810 - P - Channel Transistor Characteristics



C0810 Vertical pnp Transistor Characteristics



C0810 Vertical pnp Transistor Characteristics

Process C1004

CMOS 1.0 μ m

5 Volt Digital

Electrical Characteristics

T=25°C Unless otherwise noted

N-Channel Transistor	Symbol	Minimum	Typical	Maximum	Unit	Comments
Threshold Voltage	V_{T_N}	0.55	0.75	0.95	V	100x1.0 μ m
Body Factor	γ_N		0.60		$V^{1/2}$	100x1.0 μ m
Conduction Factor	β_N	74	87	100	$\mu A/V^2$	100x100 μ m
Effective Channel Length	L_{eff_N}	0.60	0.75	0.90	μ m	100x1.0 μ m
Width Encroachment	ΔW_N		0.8		μ m	Per side
Punch Through Voltage	$BVDSS_N$	7			V	
Poly Field Threshold	$VTF_{P(N)}$	10			V	


P-Channel Transistor	Symbol	Minimum	Typical	Maximum	Unit	Comments
Threshold Voltage	V_{T_P}	-0.85	-1.0	-1.15	V	100x1.0 μ m
Body Factor	γ_P		0.4		$V^{1/2}$	100x1.0 μ m
Conduction Factor	β_P	24	28	32	$\mu A/V^2$	100x100 μ m
Effective Channel Length	L_{eff_P}	0.83	0.98	1.13	μ m	100x1.0 μ m
Width Encroachment	ΔW_P		0.85		μ m	Per side
Punch Through Voltage	$BVDSS_P$	-7			V	
Poly Field Threshold Voltage	$VTF_{P(P)}$	-10			V	

Diffusion & Thin Films	Symbol	Minimum	Typical	Maximum	Unit	Comments
Well (field) Sheet Resistance	$\rho_{N-well(f)}$	0.8	1.0	1.22	$K\Omega/\square$	n-well
N+ Sheet Resistance	ρ_{N+}	20	35	50	Ω/\square	
N+ Junction Depth	x_{jN+}		0.45		μ m	
P+ Sheet Resistance	ρ_{P+}	60	80	100	Ω/\square	
P+ Junction Depth	x_{jP+}		0.5		μ m	
Gate Oxide Thickness	T_{GOX}		20		nm	
Field Oxide Thickness	T_{FIELD}		700		nm	
Poly Sheet Resistance	ρ_{POLY}	15	22	30	Ω/\square	
Metal-1 Sheet Resistance	ρ_{M1}		50		$m\Omega/\square$	
Metal-2 Sheet Resistance	ρ_{M2}		30		$m\Omega/\square$	
Passivation Thickness	T_{PASS}		200+900		nm	oxide+nit.


Capacitance	Symbol	Minimum	Typical	Maximum	Unit	Comments
Gate Oxide	C_{ox}	1.52	1.64	1.82	fF/ μ m ²	
Metal-1 to Poly1	C_{M1P}		0.046		fF/ μ m ²	
Metal-1 to Silicon	C_{MIS}		0.028		fF/ μ m ²	
Metal-2 to Metal-1	C_{MM}		0.038		fF/ μ m ²	

Physical Characteristics


Starting Material	P <100>	N+/P+ Width/Space	2.0 / 1.2 μ m
Starting Mat. Resistivity	7-8.5 Ω -cm	N+ To P+ Space	7.0 μ m
Typ. Operating Voltage	5V	Contact To Poly Space	0.8 μ m
Well Type	N-well	Contact Overlap Of Diffusion	0.7 μ m
Metal Layers	2	Contact Overlap Of Poly	0.7 μ m
Poly Layers	1	Metal-1 Overlap Of Contact	0.7 μ m
Contact Size	1.2x1.2 μ m	Metal-1 Overlap Of Via	0.7 μ m
Via Size	1.2x1.2 μ m	Metal-2 Overlap Of Via	0.7 μ m
Metal-1 Width/Space	1.4 / 1.2 μ m	Minimum Pad Opening	65x65 μ m
Metal-2 Width/Space	2.0 / 1.4 μ m	Minimum Pad-to-Pad Spacing	5.0 μ m
Gate Poly Width/Space	1.0 / 1.4 μ m	Minimum Pad Pitch	80.0 μ m



ID vs VD, W/L = 20/1.2



ID vs VD, W/L = 20/1.2



Process C1012

CMOS 1.0 μ m

5 Volt Digital

Electrical Characteristics

T=25°C Unless otherwise noted

N-Channel Transistor	Symbol	Minimum	Typical	Maximum	Unit	Comments
Threshold Voltage	V_{TN}	0.725	0.875	1.025	V	100x1.0 μ m
Body Factor	γ_N		0.76		$V^{1/2}$	100x1.0 μ m
Conduction Factor	β_N	83	93	103	$\mu A/V^2$	100x100 μ m
Effective Channel Length	L_{effN}		0.73		μ m	100x1.0 μ m
Width Encroachment	ΔW_N		0.81		μ m	Per side
Punch Through Voltage	$BVDSS_N$	10			V	
Poly Field Threshold	$VTF_{P(N)}$	10			V	

P-Channel Transistor	Symbol	Minimum	Typical	Maximum	Unit	Comments
Threshold Voltage	V_{TP}	-0.86	-1.01	-1.16	V	100x1.0 μ m
Body Factor	γ_P		0.64		$V^{1/2}$	100x1.0 μ m
Conduction Factor	β_P	29.5	30.5	33.5	$\mu A/V^2$	100x100 μ m
Effective Channel Length	L_{effP}		0.98		μ m	100x1.0 μ m
Width Encroachment	ΔW_P		0.75		μ m	Per side
Punch Through Voltage	$BVDSS_P$	-10			V	
Poly Field Threshold Voltage	$VTF_{P(P)}$	-10			V	

Diffusion & Thin Films	Symbol	Minimum	Typical	Maximum	Unit	Comments
Well (field) Sheet Resistance	$\rho_{N-well(f)}$	0.565	0.644	0.720	$K\Omega/\square$	n-well
N+ Sheet Resistance	ρ_{N+}	20	35	50	Ω/\square	
N+ Junction Depth	x_{jN+}		0.45		μ m	
P+ Sheet Resistance	ρ_{P+}	60	80	100	Ω/\square	
P+ Junction Depth	x_{jP+}		0.5		μ m	
Gate Oxide Thickness	T_{GOX}	15.5	17.5	19.5	nm	
Field Oxide Thickness	T_{FIELD}		700		nm	
Poly Sheet Resistance	ρ_{POLY}	15	22	30	Ω/\square	
Metal-1 Sheet Resistance	ρ_{M1}	25	45	655	$m\Omega/\square$	
Metal-2 Sheet Resistance	ρ_{M2}	15	25	35	$m\Omega/\square$	
Passivation Thickness	T_{PASS}		200+900		nm	oxide+nit.

Capacitance	Symbol	Minimum	Typical	Maximum	Unit	Comments
Gate Oxide	C_{OX}		1.97		fF/ μ m ²	
Metal-1 to Poly1	C_{M1P}		0.046		fF/ μ m ²	
Metal-1 to Silicon	C_{M1S}		0.028		fF/ μ m ²	
Metal-2 to Metal-1	C_{MM}		0.038		fF/ μ m ²	

Physical Characteristics

Starting Material	P <100>	N+/P+ Width/Space	2.0 / 1.2 μ m
Starting Mat. Resistivity	25 - 50 Ω -cm	N+ To P+ Space	5.0 μ m
Typ. Operating Voltage	5V	Contact To Poly Space	1.0 μ m
Well Type	N-well	Contact Overlap Of Diffusion	1.0 μ m
Metal Layers	2	Contact Overlap Of Poly	0.8 μ m
Poly Layers	1	Metal-1 Overlap Of Contact	0.8 μ m
Contact Size	1.2 x 1.2 μ m	Metal-1 Overlap Of Via	0.8 μ m
Via Size	1.2 x 1.2 μ m	Metal-2 Overlap Of Via	0.8 μ m
Metal-1 Width/Space	1.4 / 2.4 μ m	Minimum Pad Opening	65 x 65 μ m
Metal-2 Width/Space	2.0 / 1.4 μ m	Minimum Pad-to-Pad Spacing	5.0 μ m
Gate Poly Width/Space	1.0 / 1.4 μ m	Minimum Pad Pitch	80.0 μ m

Process C1015

CMOS 1.0 μ m

Analog Mixed Mode

Electrical Characteristics

T=25°C Unless otherwise noted

N-Channel Transistor	Symbol	Minimum	Typical	Maximum	Unit	Comments
Threshold Voltage	V_{TN}	0.65	0.85	1.05	V	25 x 1.0 μ m
Body Factor	γ_N	0.72	0.82	0.92	$V^{1/2}$	25 x 1.0 μ m
Conduction Factor	β_N	40.0	43.5	47.0	$\mu A/V^2$	25 x 25 μ m
Effective Channel Length	L_{effN}	0.70	0.90	1.10	μ m	25 x 1.0 μ m
Width Encroachment	ΔW_N		0.25		μ m	Per side
Punch Through Voltage	$BVDSS_N$	8			V	
Poly Field Threshold	$VTF_{P(N)}$	8			V	

P-Channel Transistor	Symbol	Minimum	Typical	Maximum	Unit	Comments
Threshold Voltage	V_{TP}	-1.3	-1.1	-0.9	V	25 x 1.0 μ m
Body Factor	γ_P	0.46	0.56	0.66	$V^{1/2}$	25 x 1.0 μ m
Conduction Factor	β_P	12.5	14.0	15.5	$\mu A/V^2$	25 x 25 μ m
Effective Channel Length	L_{effP}	0.72	0.97	1.22	μ m	25 x 1.0 μ m
Width Encroachment	ΔW_P		0.3		μ m	Per side
Punch Through Voltage	$BVDSS_P$	-8			V	
Poly Field Threshold Voltage	$VTF_{P(P)}$	-8			V	

Diffusion & Thin Films	Symbol	Minimum	Typical	Maximum	Unit	Comments
Well (field) Sheet Resistance	$\rho_{N-well(f)}$	0.65	0.80	1.10	$K\Omega/\square$	n-well
N+ Sheet Resistance	ρ_{N+}	27	37	47	Ω/\square	
N+ Junction Depth	x_{jN+}		0.25		μ m	
P+ Sheet Resistance	ρ_{P+}	65	85	110	Ω/\square	
P+ Junction Depth	x_{jP+}		0.3		μ m	
Gate Oxide Thickness	T_{GOX}	18.7	20.0	21.3	nm	
Field Oxide Thickness	T_{FIELD}		580		nm	
Gate Poly Sheet Res.	ρ_{POLY1}	25	32	39	Ω/\square	
Top Poly Sheet Resistance	ρ_{POLY2}	18	23	28	Ω/\square	
Metal-1 Sheet Resistance	ρ_{M1}		45		$m\Omega/\square$	
Metal-2 Sheet Resistance	ρ_{M2}		25		$m\Omega/\square$	
Passivation Thickness	T_{PASS}		200+900		nm	oxide+nit.

Capacitance	Symbol	Minimum	Typical	Maximum	Unit	Comments
Gate Oxide	C_{OX}		1.73		fF/ μ m ²	
Metal-1 to Poly1	C_{M1P}		0.046		fF/ μ m ²	
Metal-1 to Silicon	C_{M1S}		0.028		fF/ μ m ²	
Metal-2 to Metal-1	C_{MM}		0.035		fF/ μ m ²	
Poly-1 to Poly-2	C_{P1P2}	0.42	0.5	0.57	fF/ μ m ²	

Physical Characteristics

Starting Material	P <100>	N+/P+ Width/Space	1.6 / 1.6 μ m
Starting Mat. Resistivity	15 - 25 Ω -cm	N+ To P+ Space	7.0 μ m
Typ. Operating Voltage	5V	Contact To Poly Space	1.0 μ m
Well Type	N-well	Contact Overlap Of Diffusion	1.0 μ m
Metal Layers	2	Contact Overlap Of Poly	0.8 μ m
Poly Layers	2	Metal-1 Overlap Of Contact	0.8 μ m
Contact Size	1.2x1.2 μ m	Metal-1 Overlap Of Via	0.8 μ m
Via Size	1.2x1.2 μ m	Metal-2 Overlap Of Via	0.8 μ m
Metal-1 Width/Space	1.4 / 1.2 μ m	Minimum Pad Opening	65x65 μ m
Metal-2 Width/Space	2.5 / 1.5 μ m	Minimum Pad-to-Pad Spacing	5.0 μ m
Gate Poly Width/Space	1.5 / 2.0 μ m	Minimum Pad Pitch	80.0 μ m

Special Feature of C1015 Process: CMOS 1.0 μ m analog technology with 2 levels of metal and Poly-to-Poly capacitors for analog applications.

Process C1026

BiCMOS 1.0 μ m

Schottky Diode and Low TC P-Poly Resistor

Electrical Characteristics

T=25°C Unless otherwise noted

	Symbol	Minimum	Typical	Maximum	Unit	Comments
N-Channel High Voltage Transistor						
Threshold Voltage	HVT _N	0.50	0.70	0.90	V	
Punch Through Voltage	HVBVDSS _N	25			V	
ON Resistance	HVPR _{ON}	200	240	350	Ω	V _{DS} = 0.1V V _{GS} = 5.0V 100x3.0 μ m
Operating Voltage				V _{GS} = 5V V _{DS} = 20V	V	
N-Channel Low Voltage Transistor						
Threshold Voltage	VT _N	0.65	0.85	1.05	V	100x1.0 μ m
Body Factor	γ _N	0.75	0.82	0.95	V ^{1/2}	100x1.0 μ m
Conduction Factor	β _N	79.0	87.0	95.0	μ A/V ²	100x100 μ m
Effective Channel Length	Leff _N	0.70	0.90	1.10	μ m	100x1.0 μ m
Width Encroachment	Δ W _N		0.60		μ m	Per side
Punch Through Voltage	BVDSS _N	8	13		V	
Poly Field Threshold Voltage	VTFP _N	14	18		V	

	Symbol	Minimum	Typical	Maximum	Unit	Comments
P-Channel High Voltage Transistor						
Threshold Voltage	HVT _P	-0.8	-1.0	-1.2	V	
Punch Through Voltage	HVBVDSS _P	-25			V	
ON Resistance	HVPR _{ON}	400	450	600	Ω	V _{DS} = 0.1V V _{GS} = 5.0V 100x3.5 μ m
Operating Voltage				V _{GS} = -5V V _{DS} = -20V	V	
P-Channel Low Voltage Transistor						
Threshold Voltage	VT _P	-1.25	-1.0	-0.85	V	100x1.0 μ m
Body Factor	γ _P	0.40	0.50	0.60	V ^{1/2}	100x1.0 μ m
Conduction Factor	β _P	24.0	28.0	32.0	μ A/V ²	100x100 μ m
Effective Channel Length	Leff _P	0.72	0.97	1.12	μ m	100x1.0 μ m
Width Encroachment	Δ W _P		0.60		μ m	Per side
Punch Through Voltage	BVDSS _P	-8	-12		V	
Poly Field Threshold Voltage	VTF _{P(P)}	-14	-18		V	

Capacitance	Symbol	Minimum	Typical	Maximum	Unit	Comments
Gate Oxide	C _{OX}		1.727		fF/ μ m ²	
Metal-1 to Poly1	C _{M1P}		0.046		fF/ μ m ²	
Metal-2 to Metal-1	C _{MM}		0.038		fF/ μ m ²	

Process C1026

Electrical Characteristics

Vertical NPN Transistor	Symbol	Minimum	Typical	Maximum	Unit	Comments
Beta	h_{FE}	50	100	150		4.5x4.5mm
Early Voltage	V_{AN}	30	34			
Cut-Off Frequency	f_t		6.2		GHz	

Lateral PNP	Symbol	Minimum	Typical	Maximum	Unit	Comments
Beta	h_{FE}	10	40	100		

Schottky Diode	Symbol	Minimum	Typical	Maximum	Unit	Comments
Reverse Bias Breakdown Voltage		-18	-20		V	10x10 μ m
Forward Bias Voltage		0.10	0.15	0.20	V	
ON Resistance			175		Ω	10x10 μ m

Low TCR P-Poly Resistor	Symbol	Minimum	Typical	Maximum	Unit	Comments
Resistivity		180	230	290	Ω/\square	
TCR		-100	0	+50	ppm/ $^{\circ}$ C	

Physical Characteristics

Diffusion & Thin Films	Symbol	Minimum	Typical	Maximum	Unit	Comments
Starting Material $p < 100 >$		25		50	Ω -cm	
Well (field) Sheet Resistance	$\rho_{N-well(f)}$	0.65	0.80	1.10	$K\Omega/\square$	n-well
N+ Sheet Resistance	ρ_{N+}	22.0	37.0	50.0	Ω/\square	
N+ Junction Depth	x_{jN+}		0.45		μ m	
P+ Sheet Resistance	ρ_{P+}	40.0	57.0	80.0	Ω/\square	
P+ Junction Depth	x_{jP+}		0.50		μ m	
High-Voltage Gate Oxide Th	HT_{GOX}		20		nm	
Gate Oxide Thickness	T_{GOX}		20		nm	
Interpoly Oxide Thickness	IP_{OX}		47			
Gate Poly Sheet Resistance	ρ_{POLY1}	23.0	38.0	53.0	Ω/\square	
Metal-1 Sheet Resistance	ρ_{M1}	35.0	45.0	65.0	$m\Omega/\square$	
Metal-2 Sheet Resistance	ρ_{M2}	19.0	25.0	35.0	$m\Omega/\square$	
Passivation Thickness	T_{PASS}		200+900		nm	oxide+nit.

Layout Rules

Min Channel Width	2.0 μ m	Contact to Poly Space	1.0 μ m
Min spacing, active region, 5V	1.2 μ m	Contact Overlap of Diffusion	1.0 μ m
Min spacing, active region, 12V	2.0 μ m		
Poly1 (Gate) Width/Space	1.0/1.4 μ m	Contact Overlap of Poly	0.8 μ m
Poly2 Width/Space	1.6/2.0 μ m	Metal-1 Overlap of Contact	0.8 μ m
Contact Width/Space	1.2x1.2 μ m	Metal-1 Overlap of Via	0.8 μ m
Metal-1 Width/Space	1.4/1.2 μ m	Minimum Pad Opening	65x65 μ m
Metal-2 Width/Space	1.8/1.4 μ m	Minimum Pad to Pad Spacing	5.0 μ m
Via Width/Space	1.2/1.8 μ m	Minimum Pad Pitch	80 μ m

Process C1027

BiCMOS 1.0 μ m

Low TC P-Poly Resistor

Electrical Characteristics

T=25°C Unless otherwise noted

	Symbol	Minimum	Typical	Maximum	Unit	Comments
N-Channel High Voltage Transistor						
Threshold Voltage	HVT _N	0.50	0.70	0.90	V	
Punch Through Voltage	HVBVDSS _N	25			V	
ON Resistance	HVPR _{ON}	200	240	350	Ω	100x2.0 μ m
Operating Voltage				V _{GS} = 5V V _{DS} = 20V	V	
N-Channel Low Voltage Transistor						
Threshold Voltage	VT _N	0.65	0.85	1.05	V	100x1.0 μ m
Body Factor	γ _N	0.75	0.85	0.95	V ^{1/2}	100x1.0 μ m
Conduction Factor	β _N	79.0	87.0	95.0	μ A/V ²	100x100 μ m
Effective Channel Length	Leff _N	0.70	0.90	1.10	μ m	100x1.0 μ m
Width Encroachment	Δ W _N		0.60		μ m	Per side
Punch Through Voltage	BVDSS _N	8	13		V	
Poly Field Threshold Voltage	VTFP _N	14	18		V	

	Symbol	Minimum	Typical	Maximum	Unit	Comments
P-Channel Low Voltage Transistor						
Threshold Voltage	VT _P	-1.25	-1.05	-0.85	V	100x1.0 μ m
Body Factor	γ _P	0.4	0.5	0.6	V ^{1/2}	100x1.0 μ m
Conduction Factor	β _P	24.0	28.0	32.0	μ A/V ²	100x100 μ m
Effective Channel Length	Leff _P	0.72	0.97	1.12	μ m	100x1.0 μ m
Width Encroachment	Δ W _P		0.60		μ m	Per side
Punch Through Voltage	BVDSS _P	-8	-12		V	
Poly Field Threshold Voltage	VTF _{P(P)}	-14	-18		V	

Capacitance	Symbol	Minimum	Typical	Maximum	Unit	Comments
Gate Oxide	C _{OX}		1.727		fF/ μ m ²	
Metal-1 to Poly1	C _{M1P}		0.046		fF/ μ m ²	
Metal-2 to Metal-1	C _{MM}		0.038		fF/ μ m ²	

Process C1027

Electrical Characteristics

Vertical NPN Transistor	Symbol	Minimum	Typical	Maximum	Unit	Comments
Beta	h_{FE}	50	100	150		4.5x4.5mm
Early Voltage	V_{AN}	30	34			
Cut-Off Frequency	f_t		6.2		GHz	

Lateral PNP	Symbol	Minimum	Typical	Maximum	Unit	Comments
Beta	h_{FE}	10	40	100		
Early Voltage	V_{AP}		TBD		V	

Low TCR P-Poly Resistor	Symbol	Minimum	Typical	Maximum	Unit	Comments
Resistivity		180	230	290	Ω/\square	
TCR		-100	0	+50	ppm/ $^{\circ}$ C	

Physical Characteristics

Diffusion & Thin Films	Symbol	Minimum	Typical	Maximum	Unit	Comments
Starting Material p<100>		25		50	Ω -cm	
Well (field) Sheet Resistance	$\rho_{N\text{-well}(f)}$	0.65	0.80	1.10	$K\Omega/\square$	n-well
N+ Sheet Resistance	ρ_{N+}	22.0	37.0	50.0	Ω/\square	
N+ Junction Depth	x_{jN+}		0.45		μ m	
P+ Sheet Resistance	ρ_{P+}	40.0	57.0	80.0	Ω/\square	
P+ Junction Depth	x_{jP+}		0.50		μ m	
High-Voltage Gate Oxide Th	HT_{GOX}		20		nm	
Gate Oxide Thickness	T_{GOX}		20		nm	
Interpoly Oxide Thickness	IP_{OX}		47		nm	
Gate Poly Sheet Resistance	ρ_{POLY1}	23.0	38.0	53.0	Ω/\square	
Metal-1 Sheet Resistance	ρ_{M1}	35.0	45.0	65.0	$m\Omega/\square$	
Metal-2 Sheet Resistance	ρ_{M2}	19.0	25.0	35.0	$m\Omega/\square$	
Passivation Thickness	T_{PASS}		200+900		nm	oxide+nit.

Layout Rules

Min Channel Width	2.0 μ m	Contact to Poly Space	1.0 μ m
Min spacing, active region, 5V	1.2 μ m	Contact Overlap of Diffusion	1.0 μ m
Min spacing, active region, 12V	2.0 μ m		
Poly1 (Gate) Width/Space	1.0/1.4 μ m	Contact Overlap of Poly	0.8 μ m
Poly2 Width/Space	1.6/2.0 μ m	Metal-1 Overlap of Contact	0.8 μ m
Contact Width/Space	1.2x1.2 μ m	Metal-1 Overlap of Via	0.8 μ m
Metal-1 Width/Space	1.4/1.2 μ m	Minimum Pad Opening	65x65 μ m
Metal-2 Width/Space	1.8/1.4 μ m	Minimum Pad to Pad Spacing	5.0 μ m
Via Width/Space	1.2/1.8 μ m	Minimum Pad Pitch	80 μ m

Process C1028

BiCMOS 1.0 μ m

Low TC P-Poly Resistor

Electrical Characteristics

T=25°C Unless otherwise noted

	Symbol	Minimum	Typical	Maximum	Unit	Comments
N-Channel High Voltage Transistor						
Threshold Voltage	HVT _N	0.50	0.70	0.90	V	
Punch Through Voltage	HVBVDSS _N	25			V	
ON Resistance	HVPR _{ON}	200	240	350	Ω	100x2.0 μ m
Operating Voltage				V _{GS} = 5V V _{DS} = 20V	V	
N-Channel Low Voltage Transistor						
Threshold Voltage	VT _N	0.65	0.85	1.05	V	100x1.0 μ m
Body Factor	γ _N	0.75	0.85	0.95	V ^{1/2}	100x1.0 μ m
Conduction Factor	β _N	79.0	87.0	95.0	μ A/V ²	100x100 μ m
Effective Channel Length	L _{effN}	0.70	0.90	1.10	μ m	100x1.0 μ m
Width Encroachment	Δ W _N		0.60		μ m	Per side
Punch Through Voltage	BVDSS _N	8	13		V	
Poly Field Threshold Voltage	VTFP _N	14	18		V	

	Symbol	Minimum	Typical	Maximum	Unit	Comments
P-Channel High Voltage Transistor						
Threshold Voltage	HVT _P	-0.8	-1.0	-1.2	V	
Punch Through Voltage	HVBVDSS _P	-25			V	
ON Resistance	HVPR _{ON}	400	450	600	Ω	100x3.0 μ m
Operating Voltage		-15		V _{GS} = -5V V _{DS} = -20V	V	
P-Channel Low Voltage Transistor						
Threshold Voltage	VT _P	-1.25	-1.05	-0.85	V	100x1.0 μ m
Body Factor	γ _P	0.40	0.50	0.60	V ^{1/2}	100x1.0 μ m
Conduction Factor	β _P	24.0	28.0	32.0	μ A/V ²	100x100 μ m
Effective Channel Length	L _{effP}	0.72	0.97	1.12	μ m	100x1.0 μ m
Width Encroachment	Δ W _P		0.60		μ m	Per side
Punch Through Voltage	BVDSS _P	-8	-12		V	
Poly Field Threshold Voltage	VTF _{P(P)}	-14	-18		V	

Capacitance	Symbol	Minimum	Typical	Maximum	Unit	Comments
Gate Oxide	C _{OX}		1.727		fF/ μ m ²	
Metal-1 to Poly1	C _{M1P}		0.046		fF/ μ m ²	
Metal-2 to Metal-1	C _{MM}		0.038		fF/ μ m ²	

Electrical Characteristics

Vertical NPN Transistor	Symbol	Minimum	Typical	Maximum	Unit	Comments
Beta	h_{FE}	50	100	150		4.5x4.5mm
Early Voltage	V_{AN}	30	34			
Cut-Off Frequency	f_t		6.2		GHz	

Lateral PNP	Symbol	Minimum	Typical	Maximum	Unit	Comments
Beta	h_{FE}	10	40	100		
Early Voltage	V_{AP}		TBD		V	

Low TCR P-Poly Resistor	Symbol	Minimum	Typical	Maximum	Unit	Comments
Resistivity		180	230	290	Ω/\square	
TCR		-100	0	+50	ppm/ $^{\circ}$ C	

Physical Characteristics

Diffusion & Thin Films	Symbol	Minimum	Typical	Maximum	Unit	Comments
Starting Material p<100>		25		50	Ω -cm	
Well (field) Sheet Resistance	$\rho_{N\text{-well}(f)}$	0.65	0.80	1.10	$K\Omega/\square$	n-well
N+ Sheet Resistance	ρ_{N+}	22.0	37.0	50.0	Ω/\square	
N+ Junction Depth	x_{jN+}		0.45		μ m	
P+ Sheet Resistance	ρ_{P+}	40.0	57.0	80.0	Ω/\square	
P+ Junction Depth	x_{jP+}		0.50		μ m	
High-Voltage Gate Oxide Th	HT_{GOX}		20		nm	
Gate Oxide Thickness	T_{GOX}		20		nm	
Interpoly Oxide Thickness	IP_{OX}		47			
Gate Poly Sheet Resistance	ρ_{POLY1}	23.0	38.0	53.0	Ω/\square	
Metal-1 Sheet Resistance	ρ_{M1}	35.0	45.0	65.0	$m\Omega/\square$	
Metal-2 Sheet Resistance	ρ_{M2}	19.0	25.0	35.0	$m\Omega/\square$	
Passivation Thickness	T_{PASS}		200+900		nm	oxide+nit.

Layout Rules

Min Channel Width	2.0 μ m	Contact to Poly Space	1.0 μ m
Min spacing, active region, 5V	1.2 μ m	Contact Overlap of Diffusion	1.0 μ m
Min spacing, active region, 12V	2.0 μ m		
Poly1 (Gate) Width/Space	1.0/1.4 μ m	Contact Overlap of Poly	0.8 μ m
Poly2 Width/Space	1.6/2.0 μ m	Metal-1 Overlap of Contact	0.8 μ m
Contact Width/Space	1.2x1.2 μ m	Metal-1 Overlap of Via	0.8 μ m
Metal-1 Width/Space	1.4/1.2 μ m	Minimum Pad Opening	65x65 μ m
Metal-2 Width/Space	1.8/1.4 μ m	Minimum Pad to Pad Spacing	5.0 μ m
Via Width/Space	1.2/1.8 μ m	Minimum Pad Pitch	80 μ m

Process C1029

BiCMOS 1.0 μ m

Schottky Diode and High-Resistance P-Poly Resistor

Electrical Characteristics

T=25°C Unless otherwise noted

	Symbol	Minimum	Typical	Maximum	Unit	Comments
N-Channel High Voltage Transistor						
Threshold Voltage	HVT _N	0.50	0.70	0.90	V	
Punch Through Voltage	HVBVDSS _N	25			V	
ON Resistance	HVPR _{ON}	200	240	350	Ω	100x2.0 μ m
Operating Voltage				V _{GS} = 5V V _{DS} = 20V	V	
N-Channel Low Voltage Transistor						
Threshold Voltage	VT _N	0.65	0.85	1.05	V	100x1.0 μ m
Body Factor	γ _N	0.75	0.85	0.95	V ^{1/2}	100x1.0 μ m
Conduction Factor	β _N	79.0	87.0	95.0	μ A/V ²	100x100 μ m
Effective Channel Length	L _{effN}	0.70	0.90	1.10	μ m	100x1.0 μ m
Width Encroachment	Δ W _N		0.60		μ m	Per side
Punch Through Voltage	BVDSS _N	8	13		V	
Poly Field Threshold Voltage	VTFP _N	14	18		V	

	Symbol	Minimum	Typical	Maximum	Unit	Comments
P-Channel High Voltage Transistor						
Threshold Voltage	HVT _P	-0.8	-1.0	-1.2	V	
Punch Through Voltage	HVBVDSS _P	-25			V	
ON Resistance	HVPR _{ON}	400	450	600	Ω	100x3.0 μ m
Operating Voltage				V _{GS} = -5V V _{DS} = -20V	V	
P-Channel Low Voltage Transistor						
Threshold Voltage	VT _P	-1.25	-1.05	-0.85	V	100x1.0 μ m
Body Factor	γ _P	0.40	0.50	0.60	V ^{1/2}	100x1.0 μ m
Conduction Factor	β _P	24.0	28.0	32.0	μ A/V ²	100x100 μ m
Effective Channel Length	L _{effP}	0.72	0.97	1.12	μ m	100x1.0 μ m
Width Encroachment	Δ W _P		0.60		μ m	Per side
Punch Through Voltage	BVDSS _P	-8	-12		V	
Poly Field Threshold Voltage	VTF _{P(P)}	-14	-18		V	

Capacitance	Symbol	Minimum	Typical	Maximum	Unit	Comments
Gate Oxide	C _{OX}		1.727		fF/ μ m ²	
Metal-1 to Poly1	C _{M1P}		0.046		fF/ μ m ²	
Metal-2 to Metal-1	C _{MM}		0.038		fF/ μ m ²	

Electrical Characteristics

Vertical NPN Transistor	Symbol	Minimum	Typical	Maximum	Unit	Comments
Beta	h_{FE}	50	100	150		4.5x4.5mm
Early Voltage	V_{AN}	30	34			
Cut-Off Frequency	f_t		6.2		GHz	

Lateral PNP	Symbol	Minimum	Typical	Maximum	Unit	Comments
Beta	h_{FE}	10	40	100		
Early Voltage	V_{AP}		TBD		V	

Schottky Diode	Symbol	Minimum	Typical	Maximum	Unit	Comments
Reverse Bias Breakdown V			-20		V	
Forward Bias Voltage		0.10	0.15	0.2	V	
ON Resistance			190		Ω	10x10 μ m

Low TCR P-Poly Resistor	Symbol	Minimum	Typical	Maximum	Unit	Comments
High-Resistance P-Poly Resistor		1500	2000	2500	Ω/\square	

Physical Characteristics

Diffusion & Thin Films	Symbol	Minimum	Typical	Maximum	Unit	Comments
Starting Material p<100>		25		50	Ω -cm	
Well (field) Sheet Resistance	$\rho_{N-well(f)}$	0.65	0.80	1.10	$K\Omega/\square$	n-well
N+ Sheet Resistance	ρ_{N+}	22.0	37.0	50.0	Ω/\square	
N+ Junction Depth	x_{jN+}		0.45		μ m	
P+ Sheet Resistance	ρ_{P+}	40.0	57.0	80.0	Ω/\square	
P+ Junction Depth	x_{jP+}		0.50		μ m	
High-Voltage Gate Oxide Th	HT_{GOX}		20		nm	
Gate Oxide Thickness	T_{GOX}		20		nm	
Interpoly Oxide Thickness	IP_{OX}		45			
Gate Poly Sheet Resistance	ρ_{POLY1}	23.0	38.0	53.0	Ω/\square	
Metal-1 Sheet Resistance	ρ_{M1}	35.0	45.0	65.0	$m\Omega/\square$	
Metal-2 Sheet Resistance	ρ_{M2}	19.0	25.0	35.0	$m\Omega/\square$	
Passivation Thickness	T_{PASS}		200+900		nm	oxide+nit.

Layout Rules

Min Channel Width	2.0 μ m	Contact to Poly Space	1.0 μ m
Min spacing, active region, 5V	1.2 μ m	Contact Overlap of Diffusion	1.0 μ m
Min spacing, active region, 12V	2.0 μ m		
Poly1 (Gate) Width/Space	1.0/1.4 μ m	Contact Overlap of Poly	0.8 μ m
Poly2 Width/Space	1.6/2.0 μ m	Metal-1 Overlap of Contact	0.8 μ m
Contact Width/Space	1.2x1.2 μ m	Metal-1 Overlap of Via	0.8 μ m
Metal-1 Width/Space	1.4/1.2 μ m	Minimum Pad Opening	65x65 μ m
Metal-2 Width/Space	1.8/1.4 μ m	Minimum Pad to Pad Spacing	5.0 μ m
Via Width/Space	1.2/1.8 μ m	Minimum Pad Pitch	80 μ m

Process C1201

CMOS 1.2 μ m

Digital Double-Metal

Electrical Characteristics

T=25°C Unless otherwise noted

N-Channel Transistor	Symbol	Minimum	Typical	Maximum	Unit	Comments
Threshold Voltage	V_{T_N}	0.55	0.75	0.95	V	100x1.2 μ m
Body Factor	γ_N		0.34		$V^{1/2}$	100x1.2 μ m
Conduction Factor	β_N	64	75	86	$\mu A/V^2$	100x100 μ m
Effective Channel Length	L_{effN}	0.8	1.0	1.2	μ m	100x1.2 μ m
Width Encroachment	ΔW_N		0.6		μ m	Per side
Punch Through Voltage	$BVDSS_N$	9			V	
Poly Field Threshold	$VTF_{P(N)}$	10			V	

P-Channel Transistor	Symbol	Minimum	Typical	Maximum	Unit	Comments
Threshold Voltage	V_{T_P}	-0.7	-0.9	-1.1	V	100x1.2 μ m
Body Factor	γ_P		0.38		$V^{1/2}$	100x1.2 μ m
Conduction Factor	β_P	21	25	29	$\mu A/V^2$	100x100 μ m
Effective Channel Length	L_{effP}	0.9	1.1	1.3	μ m	100x1.2 μ m
Width Encroachment	ΔW_P		0.8		μ m	Per side
Punch Through Voltage	$BVDSS_P$	-9			V	
Poly Field Threshold Voltage	$VTF_{P(P)}$	-10			V	


Diffusion & Thin Films	Symbol	Minimum	Typical	Maximum	Unit	Comments
Well (field) Sheet Resistance	$\rho_{N-well(f)}$	0.6	1.0	1.3	$K\Omega/\square$	n-well
N+ Sheet Resistance	ρ_{N+}	20	35	50	Ω/\square	
N+ Junction Depth	x_{jN+}		0.35		μ m	
P+ Sheet Resistance	ρ_{P+}	50	75	100	Ω/\square	
P+ Junction Depth	x_{jP+}		0.35		μ m	
Gate Oxide Thickness	T_{GOX}		24		nm	
Field Oxide Thickness	T_{FIELD}		800		nm	
Gate Poly Sheet Res.	ρ_{POLY1}	15	22	30	Ω/\square	
Metal-1 Sheet Resistance	ρ_{M1}		50		$m\Omega/\square$	
Metal-2 Sheet Resistance	ρ_{M2}		30		$m\Omega/\square$	
Passivation Thickness	T_{PASS}		200+900		nm	oxide+nit.

Capacitance	Symbol	Minimum	Typical	Maximum	Unit	Comments
Gate Oxide	C_{OX}	1.28	1.38	1.58	fF/ μ m ²	
Metal-1 to Poly1	C_{M1P}		0.057		fF/ μ m ²	
Metal-1 to Silicon	C_{M1S}		0.028		fF/ μ m ²	
Metal-2 to Metal-1	C_{MM}		0.035		fF/ μ m ²	



Physical Characteristics

Starting Material	EPI P <100>	N+/P+ Width/Space	2.0 / 1.2μm
Starting Mat. Resistivity	7 - 8.5 Ω-cm	N+ To P+ Space	9.0μm
Typ. Operating Voltage	5V	Contact To Poly Space	1.5μm
Well Type	N-well	Contact Overlap Of Diffusion	1.0μm
Metal Layers	2	Contact Overlap Of Poly	1.0μm
Poly Layers	1	Metal-1 Overlap Of Contact	1.0μm
Contact Size	1.5x1.5μm	Metal-1 Overlap Of Via	1.0μm
Via Size	1.5x1.5μm	Metal-2 Overlap Of Via	1.0μm
Metal-1 Width/Space	2.5 / 1.5μm	Minimum Pad Opening	65x65μm
Metal-2 Width/Space	2.5 / 1.5μm	Minimum Pad-to-Pad Spacing	5.0μm
Gate Poly Width/Space	1.5 / 2.0μm	Minimum Pad Pitch	80.0μm

Special Feature of C1201 Process: CMOS 1.2 μm digital technology with 1 poly and 2 levels of metal.



Cross-sectional view of the MxCMOS 1.2 process



Process C1202

CMOS 1.2 μ m

Analog Mixed Mode

Electrical Characteristics

T=25°C Unless otherwise noted

N-Channel Transistor	Symbol	Minimum	Typical	Maximum	Unit	Comments
Threshold Voltage	V_{T_N}	0.55	0.75	0.95	V	100x1.2 μ m
Body Factor	γ_N		0.34		\sqrt{V}	100x1.2 μ m
Conduction Factor	β_N	64	75	86	$\mu A/V^2$	100x100 μ m
Effective Channel Length	L_{eff_N}	0.8	1.0	1.2	μ m	100x1.2 μ m
Width Encroachment	ΔW_N		0.6		μ m	Per side
Punch Through Voltage	$BVDSS_N$	9			V	
Poly Field Threshold	$VTF_{P(N)}$	10			V	

P-Channel Transistor	Symbol	Minimum	Typical	Maximum	Unit	Comments
Threshold Voltage	V_{T_P}	-0.7	-0.9	-1.1	V	100x1.2 μ m
Body Factor	γ_P		0.38		\sqrt{V}	100x1.2 μ m
Conduction Factor	β_P	21	25	29	$\mu A/V^2$	100x100 μ m
Effective Channel Length	L_{eff_P}	0.9	1.1	1.3	μ m	100x1.2 μ m
Width Encroachment	ΔW_P		0.8		μ m	Per side
Punch Through Voltage	$BVDSS_P$	-9			V	
Poly Field Threshold Voltage	$VTF_{P(P)}$	-10			V	


Diffusion & Thin Films	Symbol	Minimum	Typical	Maximum	Unit	Comments
Well (field) Sheet Resistance	$\rho_{N-well(f)}$	0.6	1.0	1.3	$K\Omega/\square$	n-well
N+ Sheet Resistance	ρ_{N+}	20	35	50	Ω/\square	
N+ Junction Depth	x_{jN+}		0.35		μ m	
P+ Sheet Resistance	ρ_{P+}	50	75	100	Ω/\square	
P+ Junction Depth	x_{jP+}		0.35		μ m	
Gate Oxide Thickness	T_{GOX}		24		nm	
Field Oxide Thickness	T_{FIELD}		800		nm	
Gate Poly Sheet Res.	ρ_{POLY2}	15	22	30	Ω/\square	
Bottom Poly Sheet Res.	ρ_{POLY1}		35		Ω/\square	
Metal-1 Sheet Resistance	ρ_{M1}		50		$m\Omega/\square$	
Metal-2 Sheet Resistance	ρ_{M2}		30		$m\Omega/\square$	
Passivation Thickness	T_{PASS}		200+900		nm	oxide+nit.

Capacitance	Symbol	Minimum	Typical	Maximum	Unit	Comments
Gate Oxide	C_{OX}	1.28	1.38	1.58	fF/ μ m ²	
Metal-1 to Poly1	C_{M1P}		0.057		fF/ μ m ²	
Metal-1 to Silicon	C_{M1S}		0.028		fF/ μ m ²	
Metal-2 to Metal-1	C_{MM}		0.035		fF/ μ m ²	
Poly-1 to Poly-2	C_{P1P2}	0.68	0.86	1.03	fF/ μ m ²	



Physical Characteristics

Starting Material	EPI P <100>	N+/P+ Width/Space	2.5 / 2.0μm
Starting Mat. Resistivity	7 - 8.5 Ω-cm	N+ To P+ Space	9.0μm
Typ. Operating Voltage	5V	Contact To Poly Space	1.5μm
Well Type	N-well	Contact Overlap Of Diffusion	1.0μm
Metal Layers	2	Contact Overlap Of Poly	1.0μm
Poly Layers	2	Metal-1 Overlap Of Contact	1.0μm
Contact Size	1.5x1.5μm	Metal-1 Overlap Of Via	1.0μm
Via Size	1.5x1.5μm	Metal-2 Overlap Of Via	1.0μm
Metal-1 Width/Space	2.5 / 1.5μm	Minimum Pad Opening	65x65μm
Metal-2 Width/Space	2.5 / 1.5μm	Minimum Pad-to-Pad Spacing	5.0μm
Gate Poly Width/Space	1.5 / 2.0μm	Minimum Pad Pitch	80.0μm

Special Feature of C1202 Process: CMOS 1.2 μm technology with 2 levels of metal and Poly-to-Poly capacitors for analog applications.



Cross-sectional view of the MxCMOS 1.2 process



Process C1203

BiCMOS 1.2 μ m

2.0GHz

Electrical Characteristics

T=25°C Unless otherwise noted

N-Channel Transistor	Symbol	Minimum	Typical	Maximum	Unit	Comments
Threshold Voltage	V_{T_N}	0.55	0.75	0.95	V	100x1.2 μ m
Body Factor	γ_N		0.34		$V^{1/2}$	100x1.2 μ m
Conduction Factor	β_N	64	75	86	$\mu A/V^2$	100x100 μ m
Effective Channel Length	L_{eff_N}	0.8	1.0	1.2	μ m	100x1.2 μ m
Width Encroachment	ΔW_N		0.6		μ m	Per side
Punch Through Voltage	$BVDSS_N$	9			V	
Poly Field Threshold	$VTF_{P(N)}$	10			V	

P-Channel Transistor	Symbol	Minimum	Typical	Maximum	Unit	Comments
Threshold Voltage	V_{T_P}	-0.7	-0.9	-1.1	V	100x1.2 μ m
Body Factor	γ_P		0.38		$V^{1/2}$	100x1.2 μ m
Conduction Factor	β_P	21	25	29	$\mu A/V^2$	100x100 μ m
Effective Channel Length	L_{eff_P}	0.9	1.1	1.3	μ m	100x1.2 μ m
Width Encroachment	ΔW_P		0.8		μ m	Per side
Punch Through Voltage	$BVDSS_P$	-9			V	
Poly Field Threshold Voltage	$VTF_{P(P)}$	-10			V	

Diffusion & Thin Films	Symbol	Minimum	Typical	Maximum	Unit	Comments
Well (field) Sheet Resistance	$\rho_{N-well(f)}$	0.6	1.0	1.3	$K\Omega/\square$	n-well
N+ Sheet Resistance	ρ_{N+}	20	35	50	Ω/\square	
N+ Junction Depth	X_{jN+}		0.35		μ m	
P+ Sheet Resistance	ρ_{P+}	50	75	100	Ω/\square	
P+ Junction Depth	X_{jP+}		0.35		μ m	
Gate Oxide Thickness	T_{GOX}		24		nm	
Field Oxide Thickness	T_{FIELD}		800		nm	
Gate Poly Sheet Res.	ρ_{POLY2}	15	22	30	Ω/\square	
Bottom Poly Sheet Res.	ρ_{POLY1}		35		Ω/\square	
Metal-1 Sheet Resistance	ρ_{M1}		50		$m\Omega/\square$	
Metal-2 Sheet Resistance	ρ_{M2}		30		$m\Omega/\square$	
Passivation Thickness	T_{PASS}		200+900		nm	oxide+nit.

Capacitance	Symbol	Minimum	Typical	Maximum	Unit	Comments
Gate Oxide	C_{OX}	1.28	1.38	1.58	fF/ μ m ²	
Metal-1 to Poly1	C_{M1P}		0.057		fF/ μ m ²	
Metal-1 to Silicon	C_{M1S}		0.028		fF/ μ m ²	
Metal-2 to Metal-1	C_{MM}		0.035		fF/ μ m ²	
Poly-1 to Poly-2	C_{P1P2}	0.69	0.86	1.03	fF/ μ m ²	

Electrical Characteristics**NPN Bipolar Transistor Characteristics (Emitter size 4.5 x 4.5 μ m)**

	Sym	Min	Typ	Max	Unit	Comments
Current Gain	h_{FE}		120			@100 μ A
Early Voltage	V_A		34		V	
Cut - Off Frequency	f_t		1.89		GHz	
Collector-Emitter Saturation Voltage	V_{CESAT}		0.25		V	
Collector to Emitter Breakdown Voltage	BV_{CEO}	5			V	
Collector to Base Breakdown Voltage	BV_{CBO}	10			V	
Emitter to Base Breakdown Voltage	BV_{EBO}	5			V	
Emitter Resistance	R_E		30		Ω	
Base Spreading Resistance	R_B		1400		Ω	
Collector Saturation Resistance	R_C		115		Ω	
Base to Emitter Capacitance	C_{BEO}		0.102		pF	
Base to Collector Capacitance	C_{BCO}		0.041		pF	
Base to Substrate Capacitance	C_{CS}		0.125		pF	


NPN Bipolar Transistor Characteristics (Emitter size 31.5 x 4.5 μ m)

	Sym	Min	Typ	Max	Unit	Comments
Current Gain	h_{FE}		113			@100 μ A
Early Voltage	V_A		34		V	
Cut - Off Frequency	f_t		1.97		GHz	
Collector-Emitter Saturation Voltage	V_{CESAT}		0.25		V	
Collector to Emitter Breakdown Voltage	BV_{CEO}	5			V	
Collector to Base Breakdown Voltage	BV_{CBO}	10			V	
Emitter to Base Breakdown Voltage	BV_{EBO}	5			V	
Emitter Resistance	R_E		4.25		Ω	
Base Spreading Resistance	R_B		200		Ω	
Collector Saturation Resistance	R_C		16		Ω	
Base to Emitter Capacitance	C_{BEO}		0.50		pF	
Base to Collector Capacitance	C_{BCO}		0.21		pF	
Base to Substrate Capacitance	C_{CS}		0.41		pF	



Physical Characteristics

Starting Material	EPI P <100>	N+/P+ Width/Space	
Starting Mat. Resistivity	7 - 8.5 Ω -cm	N+ To P+ Space	9.0 μ m
Typ. Operating Voltage	5V	Contact To Poly Space	1.5 μ m
Well Type	N-well	Contact Overlap Of Diffusion	1.0 μ m
Metal Layers	2	Contact Overlap Of Poly	1.0 μ m
Poly Layers	2	Metal-1 Overlap Of Contact	1.0 μ m
Contact Size	1.5x1.5 μ m	Metal-1 Overlap Of Via	1.0 μ m
Via Size	1.5x1.5 μ m	Metal-2 Overlap Of Via	1.0 μ m
Metal-1 Width/Space	2.5 / 1.5 μ m	Minimum Pad Opening	65x65 μ m
Metal-2 Width/Space	2.5 / 1.5 μ m	Minimum Pad-to-Pad Spacing	5.0 μ m
Gate Poly Width/Space	1.5 / 2.0 μ m	Minimum Pad Pitch	80.0 μ m

Special Feature of C1203 Process: BiCMOS 1.2 μ m technology with a cut-off frequency of 1.8GHz without sinkers and buried layers.



Cross-sectional view of the BiCMOS 1.2 C1203 process



Process C1206

BiCMOS 1.2 μ m

6.4GHz

Electrical Characteristics

T=25°C Unless otherwise noted

N-Channel Transistor	Symbol	Minimum	Typical	Maximum	Unit	Comments
Threshold Voltage	V_{TN}	0.55	0.75	0.95	V	100x1.2 μ m
Body Factor	γ_N		0.34		$V^{1/2}$	100x1.2 μ m
Conduction Factor	β_N	64	75	86	$\mu A/V^2$	100x100 μ m
Effective Channel Length	L_{effN}	0.8	1.0	1.2	μ m	100x1.2 μ m
Width Encroachment	ΔW_N		0.6		μ m	Per side
Punch Through Voltage	$BVDSS_N$	9			V	
Poly Field Threshold Voltage	$VTF_{P(N)}$	10			V	

P-Channel Transistor	Symbol	Minimum	Typical	Maximum	Unit	Comments
Threshold Voltage	V_{TP}	-0.7	-0.9	-1.1	V	100x1.2 μ m
Body Factor	γ_P		0.38		$V^{1/2}$	100x1.2 μ m
Conduction Factor	β_P	21	25	29	$\mu A/V^2$	100x100 μ m
Effective Channel Length	L_{effP}	0.9	1.1	1.3	μ m	100x1.2 μ m
Width Encroachment	ΔW_P		0.8		μ m	Per side
Punch Through Voltage	$BVDSS_P$	-9			V	
Poly Field Threshold Voltage	$VTF_{P(P)}$	-10			V	

Diffusion & Thin Films	Symbol	Minimum	Typical	Maximum	Unit	Comments
Base Resistor Sheet Resist.	ρ_{RB}	1.33	1.66	2.00	$K\Omega/\square$	
Base Resistor Effective Width Change	ΔW_{RB}	-0.2	-0.6	-1.0	μ m	
Base Resistor Voltage Coefficient, Narrow Size	V_{OLTCO_N}		11297		ppm/V	250x5 μ m
Base Resistor Voltage Coefficient, Wide Size	V_{OLTCO_W}		15468		ppm/V	250x25 μ m
Base Resistor Voltage Coefficient, Narrow Size	T_{EMPCO_N}		2761		ppm/C	250x5 μ m
High Resistance Poly	$\rho_{HI-POLY}$	1.5	2.0	2.5	$K\Omega/\square$	
Voltage Coefficient - High Resistance Poly	V_{OLTCO_HIPOLY}	-200		0.0	ppm/V	For < 2V, 4 σ 100 μ m
Temperature Coefficient - High Resistance Poly	T_{EMPCO_HIPOLY}		-1969		ppm/C	
Base to Emitter Capacitance	C_{BEO}		33.8		fF/ μ m ²	
Base to Collector Cap.	C_{BCO}		56.9		fF/ μ m ²	
Base to Substrate Cap.	C_{CS}		35.1		fF/ μ m ²	
Collector to Substrate Junction Capacitance	C_{JS}		0.1		fF/ μ m ²	

Capacitance	Symbol	Minimum	Typical	Maximum	Unit	Comments
Gate Oxide	C_{OX}	1.28	1.38	1.58	fF/ μ m ²	
Metal-1 to Poly-1	C_{M1P}		0.057		fF/ μ m ²	
Metal-1 to Silicon	C_{M1S}		0.028		fF/ μ m ²	
Metal-2 to Metal-1	C_{MM}		0.035		fF/ μ m ²	
Poly-1 to Poly-2	C_{P1P2}	0.69	0.86	1.03	fF/ μ m ²	

Electrical Characteristics**NPN Bipolar Transistor Characteristics (Emitter size 4.5 x 4.5 μ m)**

	Sym	Min	Typ	Max	Unit	Comments
Current Gain	h_{FE}		102			@100 μ A
Early Voltage	V_A		22		V	
Cut - Off Frequency	f_t		6.2		GHz	
Collector-Emitter Saturation Voltage	V_{CESAT}		0.25		V	
Collector to Emitter Breakdown Voltage	BV_{CEO}	5			V	
Collector to Base Breakdown Voltage	BV_{CBO}	15			V	
Emitter to Base Breakdown Voltage	BV_{EBO}	5			V	
Emitter Resistance	R_E		14		Ω	
Base Spreading Resistance	R_B		1500		Ω	
Collector Saturation Resistance	R_C		60		Ω	
Base to Emitter Capacitance	C_{BEO}		0.10		pF	
Base to Collector Capacitance	C_{BCO}		0.04		pF	
Base to Substrate Capacitance	C_{CS}		0.125		pF	


NPN Bipolar Transistor Characteristics (Emitter size 31.5 x 4.5 μ m)

	Sym	Min	Typ	Max	Unit	Comments
Current Gain	h_{FE}		93			@100 μ A
Early Voltage	V_A		22		V	
Cut - Off Frequency	f_t		6.4		GHz	
Collector-Emitter Saturation Voltage	V_{CESAT}		0.25		V	
Collector to Emitter Breakdown Voltage	BV_{CEO}	5			V	
Collector to Base Breakdown Voltage	BV_{CBO}	15			V	
Emitter to Base Breakdown Voltage	BV_{EBO}	5			V	
Emitter Resistance	R_E		2.0		Ω	
Base Spreading Resistance	R_B		200		Ω	
Collector Saturation Resistance	R_C		10		Ω	
Base to Emitter Capacitance	C_{BEO}		0.50		pF	
Base to Collector Capacitance	C_{BCO}		0.21		pF	
Base to Substrate Capacitance	C_{CS}		0.41		pF	



Physical Characteristics

Starting Material	p <100>	N+/P+ Width/Space	2.5/1.2μm
Starting Mat. Resistivity	25 - 50 Ω-cm	N+ to P+ Space	9.0μm
Typ. Operating Voltage	5V	Contact to Poly Space	1.5μm
Well Type	N-well	Contact Overlap of Diffusion	1.0μm
Metal Layers	2	Contact Overlap of Poly	1.0μm
Poly Layers	2	Metal-1 Overlap of Contact	1.0μm
Contact Size	1.5x1.5μm	Metal-1 Overlap of Via	1.0μm
Via Size	1.5x1.5μm	Metal-2 Overlap of Via	1.0μm
Metal-1 Width/Space	2.5 / 1.5μm	Minimum Pad Opening	65x65μm
Metal-2 Width/space	2.5 / 1.5μm	Minimum Pad-to-Pad Spacing	5.0μm
Gate Poly Width/Space	1.5 / 2.0μm	Minimum Pad Pitch	80.0μm

Special feature of C1206 Process: BiCMOS 1.2-μm technology with a cutoff frequency of 6.4GHz.



Cross-sectional view of the BiCMOS 1.2 C1206 process



Process C1209

1.2 μ m

EECMOS

Electrical Characteristics

T=25°C Unless otherwise noted

N-Channel Transistor	Symbol	Minimum	Typical	Maximum	Unit	Comments
Threshold Voltage	V_{T_N}	0.55	0.75	0.95	V	100x1.2 μ m
Body Factor	γ_N		0.34		$V^{1/2}$	100x1.2 μ m
Conduction Factor	β_N	64	75	86	$\mu A/V^2$	100/100 μ m
Effective Channel Length	L_{eff_N}	0.8	1.0	1.2	μ m	100x1.2 μ m
Width Encroachment	ΔW_N		0.6		μ m	Per side
Punch Through Voltage	$BVDSS_N$	9			V	
Poly Field Threshold	$VTF_{P(N)}$	10	16		V	

N-Channel Native Transistor	Symbol	Minimum	Typical	Maximum	Unit	Comments
Threshold Voltage	$V_{T_{ZBN}}$		0.310		V	100x2.5 μ m
Body Factor	γ_{ZBN}		0.45		$V^{1/2}$	100x1.2 μ m
Conduction Factor	β_{ZBN}		55		$\mu A/V^2$	100/100 μ m

P-Channel Transistor	Symbol	Minimum	Typical	Maximum	Unit	Comments
Threshold Voltage	V_{T_P}	-0.7	-0.9	-1.1	V	100x1.2 μ m
Body Factor	γ_P		0.38		$V^{1/2}$	100x1.2 μ m
Conduction Factor	β_P	21	25	29	$\mu A/V^2$	100/100 μ m
Effective Channel Length	L_{eff_P}	0.9	1.1	1.3	μ m	100x1.2 μ m
Width Encroachment	ΔW_P		0.8		μ m	Per side
Punch Through Voltage	$BVDSS_P$	-9			V	
Poly Field Threshold Voltage	$VTF_{P(P)}$	-10	-20		V	

EECMOS Characteristics	Symbol	Minimum	Typical	Maximum	Unit	Comments
Tunnel Oxide Thickness	T_{TUNLOX}		90		Å	
Interpoly Oxide Thickness	T_{P1P2}		400		Å	
Buried N+ Sheet Res.	ρ_{BN+}		200		Ω/\square	
Initial Program/Erase Window			5		V	
Erased Memory Threshold	V_T		-1.7		V	
Endurance			10,000		Cycles	
Programming Voltage	V_{PP}		13		V	
Programmed Threshold			3		V	
Single Cell Size			30x15		μm^2	
256-Bit Memory Size			1450x543		μm^2	

Process C1209

Electrical Characteristics


Diffusion & Thin Films	Symbol	Minimum	Typical	Maximum	Unit	Comments
Well (field) Sheet Resistance	$\rho_{N\text{-well}(f)}$	0.6	1.0	1.3	K Ω/\square	n-well
N+ Sheet Resistance	ρ_{N+}	20	35	50	Ω/\square	
N+ Junction Depth	x_{jN+}		0.35		μm	
P+ Sheet Resistance	ρ_{P+}	50	75	100	Ω/\square	
P+ Junction Depth	x_{jP+}		0.35		μm	
Gate Oxide Thickness	T_{GOX}		24		nm	
Field Oxide Thickness	T_{FIELD}		800		nm	
Gate Poly Sheet Res.	ρ_{POLY2}	15	22	30	Ω/\square	
Bottom Poly Sheet Res.	ρ_{POLY1}		35		Ω/\square	
Metal-1 Sheet Resistance	ρ_{M1}		50		m Ω/\square	
Metal-2 Sheet Resistance	ρ_{M2}		30		m Ω/\square	
Passivation Thickness	T_{PASS}		200+900		nm	oxide+nit.

Capacitance	Symbol	Minimum	Typical	Maximum	Unit	Comments
Gate Oxide	C_{OX}	1.28	1.38	1.58	fF/ μm^2	
Metal-1 to Poly1	C_{M1P}		0.057		fF/ μm^2	
Metal-1 to Silicon	C_{M1S}		0.028		fF/ μm^2	
Metal-2 to Metal-1	C_{MM}		0.035		fF/ μm^2	
Poly-1 to Poly-2	C_{P1P2}		0.86		fF/ μm^2	



Physical Characteristics

Starting Material	EPI P <100>	N+/P+ Width/Space	2.5 / 2.0 μ m
Starting Mat. Resistivity	7 - 8.5 Ω -cm	N+ To P+ Space	9.0 μ m
Typ. Operating Voltage	5V	Contact To Poly Space	1.5 μ m
Well Type	N-well	Contact Overlap Of Diffusion	1.0 μ m
Metal Layers	2	Contact Overlap Of Poly	1.0 μ m
Poly Layers	2	Metal-1 Overlap Of Contact	1.0 μ m
Contact Size	1.5x1.5 μ m	Metal-1 Overlap Of Via	1.0 μ m
Via Size	1.5x1.5 μ m	Metal-2 Overlap Of Via	1.0 μ m
Metal-1 Width/Space	2.5 / 1.5 μ m	Minimum Pad Opening	65x65 μ m
Metal-2 Width/Space	2.5 / 1.5 μ m	Minimum Pad-to-Pad Spacing	5.0 μ m
Gate Poly Width/Space	1.5 / 2.0 μ m	Minimum Pad Pitch	80.0 μ m

Special Feature of C1209 Process: EECMOS technology with analog capacitors and zero threshold n-channel transistors.



Cross-sectional view of the EECMOS 1.2 process



Process C1210

CMOS 1.2 μ m

Zero Threshold Devices

Electrical Characteristics

T=25°C Unless otherwise noted

N-Channel Transistor	Symbol	Minimum	Typical	Maximum	Unit	Comments
Threshold Voltage	V_{T_N}	0.55	0.75	0.95	V	100x1.2 μ m
Body Factor	γ_N		0.34		$V^{1/2}$	100x1.2 μ m
Conduction Factor	β_N	64	75	86	$\mu A/V^2$	100x100 μ m
Effective Channel Length	L_{eff_N}	0.8	1.0	1.2	μ m	100x1.2 μ m
Width Encroachment	ΔW_N		0.6		μ m	Per side
Punch Through Voltage	$BVDSS_N$	9			V	
Poly Field Threshold Voltage	$VTF_{P(N)}$	10			V	

Zero Vt N-Channel Transis.	Symbol	Minimum	Typical	Maximum	Unit	Comments
Threshold Voltage	$V_{T_{ZLN}}$	0.00	0.15	0.30	V	100x100 μ m
Body Factor	γ_{ZLN}		0.348		$V^{1/2}$	100x100 μ m
Conduction Factor	β_{ZLN}	75	90	105	$\mu A/V^2$	100x100 μ m
Saturation Current	I_{DSATZN}	28	34	40	mA	100x1.5 μ m

P-Channel Transistor	Symbol	Minimum	Typical	Maximum	Unit	Comments
Threshold Voltage	V_{T_P}	-0.7	-0.9	-1.1	V	100x1.2 μ m
Body Factor	γ_P		0.38		$V^{1/2}$	100x1.2 μ m
Conduction Factor	β_P	21	25	29	$\mu A/V^2$	100x100 μ m
Effective Channel Length	L_{eff_P}	0.9	1.1	1.3	μ m	100x1.2 μ m
Width Encroachment	ΔW_P		0.8		μ m	Per side
Punch Through Voltage	$BVDSS_P$	-9.0			V	
Poly Field Threshold Voltage	$VTF_{P(P)}$	-10.0			V	

Zero Vt P-Channel Transis.	Symbol	Minimum	Typical	Maximum	Unit	Comments
Threshold Voltage	$V_{T_{ZLP}}$	-0.3	-0.1	0.1	V	100x100 μ m
Body Factor	γ_{ZLP}		0.36		$V^{1/2}$	100x100 μ m
Conduction Factor	β_{ZLP}	21	26	31	$\mu A/V^2$	100x100 μ m
Saturation Current	I_{DSATZP}	-11	-15	-19	mA	100x1.5 μ m

Process C1210

Electrical Characteristics


Diffusion & Thin Films	Symbol	Minimum	Typical	Maximum	Unit	Comments
Well (field) Sheet Resistance	$\rho_{N\text{-well}(f)}$	0.6	1.0	1.3	K Ω/\square	n-well
N+ Sheet Resistance	ρ_{N+}	20	35	50	Ω/\square	
N+ Junction Depth	X_{jN+}		0.35		μm	
P+ Sheet Resistance	ρ_{P+}	50	75	100	Ω/\square	
P+ Junction Depth	X_{jP+}		0.35		μm	
Gate Oxide Thickness	T_{GOX}		24		nm	
Field Oxide Thickness	T_{FIELD}		800		nm	
Gate Poly Sheet Resistance	ρ_{POLY2}	15	22	30	Ω/\square	
Bottom Poly Sheet Res.	ρ_{POLY1}		35		Ω/\square	
Metal-1 Sheet Resistance	ρ_{M1}		50		m Ω/\square	
Metal-2 Sheet Resistance	ρ_{M2}		30		m Ω/\square	
Passivation Thickness	T_{PASS}		200+900		nm	oxide+nit.

Capacitance	Symbol	Minimum	Typical	Maximum	Unit	Comments
Gate Oxide	C_{OX}	1.28	1.38	1.58	fF/ μm^2	
Metal-1 to Poly-1	C_{M1P}		0.057		fF/ μm^2	
Metal-1 to Silicon	C_{M1S}				fF/ μm^2	
Metal-2 to Metal-1	C_{MM}		0.035		fF/ μm^2	
Poly-1 to Poly-2	C_{P1P2}	0.69	0.86	1.03	fF/ μm^2	


Physical Characteristics

Starting Material	EPI P <100>	N+/P+ Width/Space	2.5/ 2.0 μ m
Starting Mat. Resistivity	7 - 8.5 Ω -cm	N+ To P+ Space	9.0 μ m
Typ. Operating Voltage	5V	Contact To Poly Space	1.5 μ m
Well Type	N-well	Contact Overlap Of Diffusion	1.0 μ m
Metal Layers	2	Contact Overlap Of Poly	1.0 μ m
Poly Layers	2	Metal-1 Overlap Of Contact	1.0 μ m
Contact Size	1.5x1.5 μ m	Metal-1 Overlap Of Via	1.0 μ m
Via Size	1.5x1.5 μ m	Metal-2 Overlap Of Via	1.0 μ m
Metal-1 Width/Space	2.5 / 1.5 μ m	Minimum Pad Opening	65x65 μ m
Metal-2 Width/Space	2.5 / 1.5 μ m	Minimum Pad-to-Pad Spacing	5.0 μ m
Gate Poly Width/Space	1.5 / 2.0 μ m	Minimum Pad Pitch	80.0 μ m


Special Feature of C1210 Process: This process offers zero threshold n- and p-channel transistors in addition to normal threshold transistors of CMOS 1.2 μ m technology.



Cross-Sectional view of the LVMOS process



n-ch Transistor IV characteristics of a 20/1.2 device



p-ch Transistor IV characteristics of a 20/1.2 device

Process C1212

BiCMOS 1.2 μ m

12 Volt Bipolar Operation

Electrical Characteristics

T=25°C Unless otherwise noted

N-Channel Transistor	Symbol	Minimum	Typical	Maximum	Unit	Comments
Threshold Voltage	V_{T_N}	0.55	0.75	0.95	V	100x1.2 μ m
Body Factor	γ_N		0.34		$V^{1/2}$	100x1.2 μ m
Conduction Factor	β_N	64	75	86	$\mu A/V^2$	100x100 μ m
Effective Channel Length	L_{eff_N}	0.8	1.0	1.2	μ m	100x1.2 μ m
Width Encroachment	ΔW_N		0.6		μ m	Per side
Punch Through Voltage	$BVDSS_N$	9			V	
Poly Field Threshold Voltage	$VTF_{P(N)}$	10			V	

P-Channel Transistor	Symbol	Minimum	Typical	Maximum	Unit	Comments
Threshold Voltage	V_{T_P}	-0.7	-0.9	-1.1	V	100x1.2 μ m
Body Factor	γ_P		0.38		$V^{1/2}$	100x1.2 μ m
Conduction Factor	β_P	21	25	29	$\mu A/V^2$	100x100 μ m
Effective Channel Length	L_{eff_P}	0.9	1.1	1.3	μ m	100x1.2 μ m
Width Encroachment	ΔW_P		0.8		μ m	Per side
Punch Through Voltage	$BVDSS_P$	-9			V	
Poly Field Threshold Voltage	$VTF_{P(P)}$	-10			V	

Diffusion & Thin Films	Symbol	Minimum	Typical	Maximum	Unit	Comments
Well (field) Sheet Resistance	$\rho_{N-well(f)}$	0.6	1.0	1.3	$K\Omega/\square$	n-well
N+ Sheet Resistance	ρ_{N+}	20	35	50	Ω/\square	
N+ Junction Depth	x_{jN+}		0.35		μ m	
P+ Sheet Resistance	ρ_{P+}	50	75	100	Ω/\square	
P+ Junction Depth	x_{jP+}		0.35		μ m	
Gate Oxide Thickness	T_{GOX}		24		nm	
Field Oxide Thickness	T_{FIELD}		800		nm	
Gate Poly Sheet Resistance	ρ_{POLY2}	15	22	30	Ω/\square	
Bottom Poly Sheet Res.	ρ_{POLY1}		35		Ω/\square	
Metal-1 Sheet Resistance	ρ_{M1}		50		$m\Omega/\square$	
Metal-2 Sheet Resistance	ρ_{M2}		30		$m\Omega/\square$	
Passivation Thickness	T_{PASS}		200+900		nm	oxide+nit.

Capacitance	Symbol	Minimum	Typical	Maximum	Unit	Comments
Gate Oxide	C_{OX}	1.28	1.38	1.58	fF/ μ m ²	
Metal-1 to Poly-1	C_{M1P}		0.057		fF/ μ m ²	
Metal-1 to Silicon	C_{M1S}		0.028		fF/ μ m ²	
Metal-2 to Metal-1	C_{MM}		0.035		fF/ μ m ²	
Poly-1 to Poly-2	C_{P1P2}	0.69	0.86	1.03	fF/ μ m ²	

Process C1212

Electrical Characteristics

NPN Bipolar Transistor Characteristics (Emitter size 4.5 x 4.5 μ m)

	Sym	Min	Typ	Max	Unit	Comments
Current Gain	h_{FE}		105			@5 μ A
Early Voltage	V_A		22		V	
Cut - Off Frequency	f_t		6.2		GHz	
Collector-Emitter Saturation Voltage	V_{CESAT}		0.33		V	
Collector to Emitter Breakdown Voltage	BV_{CEO}	14			V	
Collector to Base Breakdown Voltage	BV_{CBO}	27			V	
Emitter to Base Breakdown Voltage	BV_{EBO}	6			V	
Emitter Resistance	R_E		40		Ω	
Base Spreading Resistance	R_B		500		Ω	
Collector Saturation Resistance	R_C		100		Ω	
Base to Emitter Capacitance	C_{BEO}		0.10		pF	
Base to Collector Capacitance	C_{BCO}		0.04		pF	
Base to Substrate Capacitance	C_{CS}		0.125		pF	


NPN Bipolar Transistor Characteristics (Emitter size 31.5 x 4.5 μ m)

	Sym	Min	Typ	Max	Unit	Comments
Current Gain	h_{FE}		115			@5 μ A
Early Voltage	V_A		22		V	
Cut - Off Frequency	f_t		6.4		GHz	
Collector-Emitter Saturation Voltage	V_{CESAT}		0.38		V	
Collector to Emitter Breakdown Voltage	BV_{CEO}	6			V	
Collector to Base Breakdown Voltage	BV_{CBO}	27			V	
Emitter to Base Breakdown Voltage	BV_{EBO}	14			V	
Emitter Resistance	R_E		6		Ω	
Base Spreading Resistance	R_B		100		Ω	
Collector Saturation Resistance	R_C		15		Ω	
Base to Emitter Capacitance	C_{BEO}		0.10		pF	
Base to Collector Capacitance	C_{BCO}		0.04		pF	
Base to Substrate Capacitance	C_{CS}		0.125		pF	

Physical Characteristics

Starting Material	P <100>	N+/P+ Width/Space	2.5 / 2.0μm
Starting Mat. Resistivity	25 - 50 Ω-cm	N+ To P+ Space	9.0μm
Typ. Operating Voltage	5V	Contact To Poly Space	1.5μm
Well Type	N-well	Contact Overlap Of Diffusion	1.0μm
Metal Layers	2	Contact Overlap Of Poly	1.0μm
Poly Layers	2	Metal-1 Overlap Of Contact	1.0μm
Contact Size	1.5x1.5μm	Metal-1 Overlap Of Via	1.0μm
Via Size	1.5x1.5μm	Metal-2 Overlap Of Via	1.0μm
Metal-1 Width/Space	2.5 / 1.5μm	Minimum Pad Opening	65x65μm
Metal-2 Width/Space	2.5 / 1.5μm	Minimum Pad-to-Pad Spacing	5.0μm
Gate Poly Width/Space	1.5 / 2.0μm	Minimum Pad Pitch	80.0μm

Special Feature of C1212 Process: BiCMOS 1.2μm technology with a cut-off frequency of 6.4GHz and Bipolar operating voltage up to 12Volts.



Cross-sectional view of the BiCMOS 1.2 process

Process C1215

CMOS 1.2 μ m

Low Threshold Devices

Electrical Characteristics

T=25°C Unless otherwise noted

N-Channel Transistor	Symbol	Minimum	Typical	Maximum	Unit	Comments
Threshold Voltage	V_{T_N}	0.3	0.475	0.65	V	100x1.2 μ m
Body Factor	γ_N	0.29	0.36	0.44	$V^{1/2}$	100x1.2 μ m
Conduction Factor	β_N	75	90	105	$\mu A/V^2$	100x100 μ m
Effective Channel Length	L_{eff_N}	0.8	1.0	1.2	μ m	100x1.2 μ m
Width Encroachment	ΔW_N		0.6		μ m	Per side
Punch Through Voltage	$BVDSS_N$	9			V	
Poly Field Threshold Voltage	$VTF_{P(N)}$	10			V	

P-Channel Transistor	Symbol	Minimum	Typical	Maximum	Unit	Comments
Threshold Voltage	V_{T_P}	-0.3	-0.475	-0.65	V	100x1.2 μ m
Body Factor	γ_P	0.4	0.5	0.7	$V^{1/2}$	100x1.2 μ m
Conduction Factor	β_P	18	23	28	$\mu A/V^2$	100x100 μ m
Effective Channel Length	L_{eff_P}	0.9	1.1	1.3	μ m	100x1.2 μ m
Width Encroachment	ΔW_P		0.8		μ m	Per side
Punch Through Voltage	$BVDSS_P$	-9.0			V	
Poly Field Threshold Voltage	$VTF_{P(P)}$	-10.0			V	

Diffusion & Thin Films	Symbol	Minimum	Typical	Maximum	Unit	Comments
Well (field) Sheet Resistance	$\rho_{N-well(f)}$	0.8	1.4	2.0	$K\Omega/\square$	n-well
N+ Sheet Resistance	ρ_{N+}	20	35	50	Ω/\square	
N+ Junction Depth	X_{jN+}		0.35		μ m	
P+ Sheet Resistance	ρ_{P+}	50	75	100	Ω/\square	
P+ Junction Depth	X_{jP+}		0.35		μ m	
Gate Oxide Thickness	T_{GOX}		24		nm	
Field Oxide Thickness	T_{FIELD}		800		nm	
Gate Poly Sheet Resistance	ρ_{POLY1}	15	22	30	Ω/\square	
Top Poly Sheet Resistance	ρ_{POLY2}		35		Ω/\square	
Metal-1 Sheet Resistance	ρ_{M1}		50		$m\Omega/\square$	
Metal-2 Sheet Resistance	ρ_{M2}		30		$m\Omega/\square$	
Passivation Thickness	T_{PASS}		200+900		nm	oxide+nit.

Capacitance	Symbol	Minimum	Typical	Maximum	Unit	Comments
Gate Oxide	C_{OX}	1.28	1.38	1.58	fF/ μ m ²	
Metal-1 to Poly-1	C_{M1P}		0.046		fF/ μ m ²	
Metal-1 to Silicon	C_{M1S}		0.028		fF/ μ m ²	
Metal-2 to Metal-1	C_{MM}		0.035		fF/ μ m ²	
Poly-1 to Poly-2	C_{P1P2}	0.69	0.86	1.03	fF/ μ m ²	

Process C1215

Physical Characteristics

Starting Material	P <100>	N+/P+ Width/Space	2.5 / 2.0 μ m
Starting Mat. Resistivity	25 - 50 Ω -cm	N+ To P+ Space	9.0 μ m
Max Operating Voltage	3V-5V	Contact To Poly Space	1.5 μ m
Well Type	N-well	Contact Overlap Of Diffusion	1.0 μ m
Metal Layers	2	Contact Overlap Of Poly	1.0 μ m
Poly Layers	2	Metal-1 Overlap Of Contact	1.0 μ m
Contact Size	1.5x1.5 μ m	Metal-1 Overlap Of Via	1.0 μ m
Via Size	1.5x1.5 μ m	Metal-2 Overlap Of Via	1.0 μ m
Metal-1 Width/Space	2.5 / 1.5 μ m	Minimum Pad Opening	65x65 μ m
Metal-2 Width/Space	2.5 / 1.5 μ m	Minimum Pad-to-Pad Spacing	5.0 μ m
Gate Poly Width/Space	1.5 / 2.0 μ m	Minimum Pad Pitch	80.0 μ m

Special Feature of C1215 Process: Low threshold n- and p-channel transistors in CMOS 1.2 μ m technology.

Process C1216

CMOS 1.2 μ m

15 Volt Operation

Electrical Characteristics

T=25°C Unless otherwise noted

N-Channel Transistor	Symbol	Minimum	Typical	Maximum	Unit	Comments
Threshold Voltage	V_{TN}	0.75	0.95	1.15	V	100x1.5 μ m
Body Factor	γ_N		0.81		$V^{1/2}$	100x1.5 μ m
Conduction Factor	β_N	37	46	55	$\mu A/V^2$	100x100 μ m
Effective Channel Length	L_{effN}		1.35	2	μ m	100x1.5 μ m
Width Encroachment	ΔW_N		0.665		μ m	Per side
Punch Through Voltage	$BVDSS_N$	18	21		V	
Poly Field Threshold Voltage	$VTF_{P(N)}$	18	20		V	

P-Channel Transistor	Symbol	Minimum	Typical	Maximum	Unit	Comments
Threshold Voltage	V_{TP}	-0.80	-1.00	-1.20	V	100x1.2 μ m
Body Factor	γ_P		0.65		$V^{1/2}$	100x1.2 μ m
Conduction Factor	β_P	11	15	20	$\mu A/V^2$	100x100 μ m
Effective Channel Length	L_{effP}		1.5		μ m	100x1.2 μ m
Width Encroachment	ΔW_P		0.7		μ m	Per side
Punch Through Voltage	$BVDSS_P$	-18	-21		V	
Poly Field Threshold Voltage	$VTF_{P(P)}$	-18	-20		V	


Diffusion & Thin Films	Symbol	Minimum	Typical	Maximum	Unit	Comments
Well (field) Sheet Resistance	$\rho_{N-well(f)}$	1.4	1.8	2.2	$K\Omega/\square$	n-well
N-well Junction Depth	X_{JNWELL}		3.0		μ m	
N+ Sheet Resistance	ρ_{N+}	20	35	50	Ω/\square	
N+ Junction Depth	X_{JN+}		0.6		μ m	
P+ Sheet Resistance	ρ_{P+}	50	75	100	Ω/\square	
P+ Junction Depth	X_{JP+}		0.4		μ m	
Gate Oxide Thickness (HV)	T_{GOX}		48		nm	
Field Oxide Thickness	T_{FIELD}		1000		nm	
Gate Poly Sheet Resistance	ρ_{POLY2}	15	22	30	Ω/\square	
Bottom Poly Sheet Res.	ρ_{POLY1}	20	25	30	Ω/\square	
Metal-1 Sheet Resistance	ρ_{M1}		42		$m\Omega/\square$	
Metal-2 Sheet Resistance	ρ_{M2}	19	25	32	$m\Omega/\square$	
Passivation Thickness	T_{PASS}		200+900		nm	oxide+nit.

Capacitance	Symbol	Minimum	Typical	Maximum	Unit	Comments
Gate Oxide	C_{OX}		0.719		fF/ μ m ²	
Metal-1 to Poly-1	C_{M1P}		0.046		fF/ μ m ²	
Metal-1 to Silicon	C_{M1S}		0.028		fF/ μ m ²	
Metal-2 to Metal-1	C_{MM}		0.050		fF/ μ m ²	
Poly-1 to Poly-2	C_{P1P2}	0.69	0.86	1.03	fF/ μ m ²	



Physical Characteristics

Starting Material	P <100>	N+/P+ Width/Space	2.5 / 2.0 μ m
Starting Mat. Resistivity	4 - 6.6 Ω -cm	N+ To P+ Space	9.0 μ m
Operating Voltage	15V	Contact To Poly Space	1.5 μ m
Well Type	N-well	Contact Overlap Of Diffusion	1.0 μ m
Metal Layers	2	Contact Overlap Of Poly	1.0 μ m
Poly Layers	2	Metal-1 Overlap Of Contact	1.0 μ m
Contact Size	1.5x1.5 μ m	Metal-1 Overlap Of Via	1.0 μ m
Via Size	1.5x1.5 μ m	Metal-2 Overlap Of Via	1.0 μ m
Metal-1 Width/Space	2.5 / 1.5 μ m	Minimum Pad Opening	65x65 μ m
Metal-2 Width/Space	2.5 / 1.5 μ m	Minimum Pad-to-Pad Spacing	5.0 μ m
Gate Poly Width/Space	1.5 / 2.0 μ m	Minimum Pad Pitch	80.0 μ m

Special Feature of C1216 Process: 15 Volt operating n- and p-channel transistors are available along with 5 Volt CMOS 1.2 μ m devices.



Similar structures with offset source/drain for 15V devices



Process C1219

CMOS 1.2 μ m

EEPROM

Electrical Characteristics

T=25°C Unless otherwise noted

N-Channel Transistor	Symbol	Minimum	Typical	Maximum	Unit	Comments
Threshold Voltage	V_{T_N}	0.30	0.475	0.65	V	100x10 μ m
Body Factor	γ_N	0.35	0.45	0.55	V ^{1/2}	100x100 μ m
Conduction Factor	β_N	64	78	92	μ A/V ²	100x100 μ m
Saturation Current	I_{DSATN}	16	25	40	mA	100x1.5 μ m
Punch Through Voltage	$BVDSS_N$	5			V	
Poly Field Threshold	$VTF_{P(N)}$	8			V	

N-Channel Native Transistor	Symbol	Minimum	Typical	Maximum	Unit	Comments
Threshold Voltage	$V_{T_{ZBN}}$	-0.20	0.37	0.52	V	100x2.5 μ m
Body Factor	γ_{ZBN}	0.30	0.45	0.60	V ^{1/2}	100x2.5 μ m
Saturation Current	I_{DSATN}	13	15.7	18.9	mA	100x2.5 μ m
Conduction Factor	β_{ZBN}	45	55	65	μ A/V ²	100x100 μ m

P-Channel Transistor	Symbol	Minimum	Typical	Maximum	Unit	Comments
Threshold Voltage	V_{T_P}	-0.65	-0.475	-0.30	V	100x1.2 μ m
Body Factor	γ_P	0.5	0.6	0.7	V ^{1/2}	100x1.2 μ m
Conduction Factor	β_P	20	25	30	μ A/V ²	100x100 μ m
Saturation Current	I_{DSATP}	-6	-10	-16	mA	100x1.5 μ m
Punch Through Voltage	$BVDSS_P$	-5			V	
Poly Field Threshold Voltage	$VTF_{P(P)}$	-8			V	

EECMOS Characteristics	Symbol	Minimum	Typical	Maximum	Unit	Comments
Tunnel Oxide Thickness	T_{TUNLOX}	84	88	92	nm	
Interpoly Oxide Thickness	T_{P1P2}	340	390	440	nm	
Buried N+ Sheet Res.	ρ_{BN+}	200	300	400	Ω/\square	
Initial Program/Erase Window			3.0		V	
Unprog. Memory Threshold	V_T		3.0		V	
Endurance		10,000			Cycles	
Programming Voltage	V_{PP}	12	14	17	V	

Electrical Characteristics

Diffusion & Thin Films	Symbol	Minimum	Typical	Maximum	Unit	Comments
Well (field) Sheet Resistance	$\rho_{N\text{-well}(f)}$	1.2	2.0	2.8	K Ω/\square	n-well
N+ Sheet Resistance	ρ_{N+}	20	35	50	Ω/\square	
N+ Junction Depth	x_{jN+}		0.35		μm	
P+ Sheet Resistance	ρ_{P+}	60	110	160	Ω/\square	
P+ Junction Depth	x_{jP+}		0.35		μm	
Gate Oxide Thickness	T_{GOX}	22.5	25.0	27.5	nm	
Field Oxide Thickness	T_{FIELD}		700		nm	
Gate Poly Sheet Res.	ρ_{POLY2}	25	35	45	Ω/\square	
Bottom Poly Sheet Res.	ρ_{POLY1}	24	32	40	Ω/\square	
High Resistance Poly	ρ_{POLYHI}	1.5	2.0	2.5	k Ω/\square	
Metal-1 Sheet Resistance	ρ_{M1}		50		m Ω/\square	
Metal-2 Sheet Resistance	ρ_{M2}	19	25	32	m Ω/\square	
Passivation Thickness	T_{PASS}		200+900		nm	oxide+nit.

Capacitance	Symbol	Minimum	Typical	Maximum	Unit	Comments
Gate Oxide	C_{OX}	1.28	1.38	1.58	fF/ μm^2	
Metal-1 to Poly1	C_{M1P}		0.057		fF/ μm^2	
Metal-1 to Silicon	C_{M1S}		0.028		fF/ μm^2	
Metal-2 to Metal-1	C_{MM}		0.035		fF/ μm^2	
Poly-1 to Poly-2	C_{P1P1}		0.86		fF/ μm^2	

Physical Characteristics

Starting Material	EPI P <100>	N+/P+ Width/Space	2.0 / 2.0 μm
Starting Mat. Resistivity	7 - 8.5 $\Omega\text{-cm}$	N+ To P+ Space	9.0 μm
Operating Voltage	5V	Tunnel Oxide Width/Space	1.5 / 1.5 μm
Well Type	N-well	Tunnel Ox. Overlap Bot. Poly	1.0 μm
Metal Layers	2	Contact To Poly Space	1.5 μm
Poly Layers	2	Contact Overlap Of Diffusion	1.0 μm
Contact Size	1.5x1.5 μm	Contact Overlap Of Poly	1.0 μm
Via Size	1.5x1.5 μm	Metal-1 Overlap Of Contact	1.0 μm
Metal-1 Width/Space	2.5 / 1.5 μm	Metal-1 Overlap Of Via	1.0 μm
Metal-2 Width/Space	2.5 / 1.5 μm	Metal-2 Overlap Of Via	1.0 μm
Gate Poly Width/Space	1.5 / 2.0 μm	Minimum Pad Opening	65x65 μm
Buried N+ Width/Space	2.5 / 1.75 μm	Minimum Pad-to-Pad Spacing	5.0 μm
High Poly Width/Space	1.5 / 1.5 μm	Minimum Pad Pitch	80.0 μm

Special Feature of C1219 Process: EEPROM process with high resistivity poly resistors and native n-channel devices.

Process C1221

BiCMOS 1.2 μ m

High Resistance Poly for Analog

Electrical Characteristics

T=25°C Unless otherwise noted

N-Channel Transistor	Symbol	Minimum	Typical	Maximum	Unit	Comments
Threshold Voltage	V_{TN}	0.55	0.75	0.95	V	100x1.2 μ m
Body Factor	γ_N		0.34		$V^{1/2}$	100x1.2 μ m
Conduction Factor	β_N	64	75	86	$\mu A/V^2$	100x100 μ m
Effective Channel Length	L_{effN}	0.8	1.0	1.2	μ m	100x1.2 μ m
Width Encroachment	ΔW_N		0.6		μ m	Per side
Punch Through Voltage	$BVDSS_N$	9			V	
Poly Field Threshold Voltage	$VTF_{P(N)}$	10			V	

P-Channel Transistor	Symbol	Minimum	Typical	Maximum	Unit	Comments
Threshold Voltage	V_{TP}	-0.7	-0.9	-1.1	V	100x1.2 μ m
Body Factor	γ_P		0.38		$V^{1/2}$	100x1.2 μ m
Conduction Factor	β_P	21	25	29	$\mu A/V^2$	100x100 μ m
Effective Channel Length	L_{effP}	0.9	1.1	1.3	μ m	100x1.2 μ m
Width Encroachment	ΔW_P		0.8		μ m	Per side
Punch Through Voltage	$BVDSS_P$	-9			V	
Poly Field Threshold Voltage	$VTF_{P(P)}$	-10			V	

Diffusion & Thin Films	Symbol	Minimum	Typical	Maximum	Unit	Comments
Base Resistor Sheet Resist.	ρ_{RB}	1.33	1.66	2.00	$K\Omega/\square$	
Base Resistor Effective Width Change	ΔW_{RB}	-0.2	-0.6	-1.0	μ m	
Base Resistor Voltage Coefficient, Narrow Size	$VOLT_{CO_N}$		11297		ppm/V	250x5 μ m
Base Resistor Voltage Coefficient, Wide Size	$VOLT_{CO_W}$		15468		ppm/V	250x25 μ m
Base Resistor Voltage Coefficient, Narrow Size	$TEMP_{CO_N}$		2761		ppm/C	250x5 μ m
High Resistance Poly	$\rho_{HI-POLY}$	1.5	2.0	2.5	$K\Omega/\square$	
Voltage Coefficient - High Resistance Poly	$VOLT_{CO_HIPOLY}$	-200		0.0	ppm/V	For < 2V, 4 σ 100 μ m
Temperature Coefficient - High Resistance Poly	$TEMP_{CO_HIPOLY}$		-1969		ppm/C	
Base to Emitter Capacitance	C_{BEO}		33.8		fF/ μ m ²	
Base to Collector Cap.	C_{BCO}		56.9		fF/ μ m ²	
Base to Substrate Cap.	C_{CS}		35.1		fF/ μ m ²	
Collector to Substrate Junction Capacitance	C_{JS}		0.1		fF/ μ m ²	

Capacitance	Symbol	Minimum	Typical	Maximum	Unit	Comments
Gate Oxide	C_{OX}	1.28	1.38	1.58	fF/ μ m ²	
Metal-1 to Poly-1	C_{M1P}		0.057		fF/ μ m ²	
Metal-1 to Silicon	C_{M1S}		0.028		fF/ μ m ²	
Metal-2 to Metal-1	C_{MM}		0.035		fF/ μ m ²	
Poly-1 to Poly-2	C_{P1P2}	0.69	0.86	1.03	fF/ μ m ²	

Electrical Characteristics**NPN Bipolar Transistor Characteristics (Emitter size 4.5 x 4.5 μ m)**

	Sym	Min	Typ	Max	Unit	Comments
Current Gain	h_{FE}		118			@100 μ A
Early Voltage	V_A		22		V	
Cut - Off Frequency	f_t		6.2		GHz	
Collector-Emitter Saturation Voltage	V_{CESAT}		0.3		V	
Collector to Emitter Breakdown Voltage	BV_{CEO}		6.5		V	
Collector to Base Breakdown Voltage	BV_{CBO}		17		V	
Emitter to Base Breakdown Voltage	BV_{EBO}		6		V	
Emitter Resistance	R_E		40		Ω	
Base Spreading Resistance	R_B		1000		Ω	
Collector Saturation Resistance	R_C		100		Ω	
Base to Emitter Capacitance	C_{BEO}				pF	
Base to Collector Capacitance	C_{BCO}				pF	
Base to Substrate Capacitance	C_{CS}				pF	


NPN Bipolar Transistor Characteristics (Emitter size 31.5 x 4.5 μ m)

	Sym	Min	Typ	Max	Unit	Comments
Current Gain	h_{FE}		110			@100 μ A
Early Voltage	V_A		22		V	
Cut - Off Frequency	f_t		6.4		GHz	
Collector-Emitter Saturation Voltage	V_{CESAT}		0.2		V	
Collector to Emitter Breakdown Voltage	BV_{CEO}		6.5		V	
Collector to Base Breakdown Voltage	BV_{CBO}		17		V	
Emitter to Base Breakdown Voltage	BV_{EBO}		6		V	
Emitter Resistance	R_E		6		Ω	
Base Spreading Resistance	R_B		250		Ω	
Collector Saturation Resistance	R_C		15		Ω	



Physical Characteristics

Starting Material	p <100>	N+/P+ Width/Space	2.5/1.2 μ m
Starting Mat. Resistivity	25 - 50 Ω -cm	N+ to P+ Space	9.0 μ m
Typ. Operating Voltage	5V	Contact to Poly Space	1.5 μ m
Well Type	N-well	Contact Overlap of Diffusion	1.0 μ m
Metal Layers	2	Contact Overlap of Poly	1.0 μ m
Poly Layers	2	Metal-1 Overlap of Contact	1.0 μ m
Contact Size	1.5x1.5 μ m	Metal-1 Overlap of Via	1.0 μ m
Via Size	1.5x1.5 μ m	Metal-2 Overlap of Via	1.0 μ m
Metal-1 Width/Space	2.5 / 1.5 μ m	Minimum Pad Opening	65x65 μ m
Metal-2 Width/Space	2.5 / 1.5 μ m	Minimum Pad-to-Pad Spacing	5.0 μ m
Gate Poly Width/Space	1.5 / 2.0 μ m	Minimum Pad Pitch	80.0 μ m

Special feature of C1206 Process: BiCMOS 1.2- μ m technology with a cutoff frequency of 6.4GHz.



Cross-sectional view of the BiCMOS 1.2 C1221 process



Process C1225

1.2 μ m

BiCMOS

Electrical Characteristics

T=25°C Unless otherwise noted

N-Channel Transistor	Symbol	Minimum	Typical	Maximum	Unit	Comments
Threshold Voltage	V_{TN}	0.45	0.65	0.85	V	100x1.2 μ m
Body Factor	γ_N	0.45	0.60	0.85	$V^{1/2}$	100x1.2 μ m
Conduction Factor	β_N	60	77	95	$\mu A/V^2$	100x100 μ m
Effective Channel Length	L_{effN}	0.8	1.0	1.2	μ m	100x1.2 μ m
Width Encroachment	ΔW_N		0.6		μ m	Per side
Punch Through Voltage	$BVDSS_N$	9			V	
Poly Field Threshold Voltage	$VTF_{P(N)}$	10			V	

P-Channel Transistor	Symbol	Minimum	Typical	Maximum	Unit	Comments
Threshold Voltage	V_{TP}	-0.5	-0.7	-0.9	V	100x1.2 μ m
Body Factor	γ_P		0.45		$V^{1/2}$	100x1.2 μ m
Conduction Factor	β_P	24	28	32	$\mu A/V^2$	100x100 μ m
Effective Channel Length	L_{effP}	0.9	1.1	1.3	μ m	100x1.2 μ m
Width Encroachment	ΔW_P		0.8		μ m	Per side
Punch Through Voltage	$BVDSS_P$	-9			V	
Poly Field Threshold Voltage	$VTF_{P(P)}$	-10			V	

Diffusion & Thin Films	Symbol	Minimum	Typical	Maximum	Unit	Comments
Base Resistor Sheet Resist.	R_{RB}	1.30	1.60	2.00	$K\Omega/\square$	
Base Resistor Effective Width Change	ΔW_{RB}	-0.2	-0.6	-1.0	μ m	
Base Resistor Voltage Coefficient, Narrow Size	V_{OLTCO_N}		11297		ppm/V	250x5 μ m
Base Resistor Voltage Coefficient, Wide Size	V_{OLTCO_W}		15468		ppm/V	250x25 μ m
Base Resistor Voltage Coefficient, Narrow Size	T_{EMPCO_N}		2761		ppm/C	250x5 μ m

Capacitance	Symbol	Minimum	Typical	Maximum	Unit	Comments
Gate Oxide	C_{OX}	1.34	1.44	1.57	fF/ μ m ²	
Metal-1 to Poly-1	C_{M1P}		0.046		fF/ μ m ²	
Metal-1 to Silicon	C_{M1S}		0.046		fF/ μ m ²	
Metal-2 to Metal-1	C_{MM}		0.038		fF/ μ m ²	

Electrical Characteristics**NPN Bipolar Transistor Characteristics (Emitter size 4.5 x 4.5 μ m)**



	Sym	Min	Typ	Max	Unit	Comments
Current Gain	h_{FE}		110			@100 μ A
Early Voltage	V_A		30		V	
Cut - Off Frequency	f_t		6.2		GHz	
Collector-Emitter Saturation Voltage	V_{CESAT}		0.9		V	
Collector to Emitter Breakdown Voltage	BV_{CEO}		6.0		V	
Collector to Base Breakdown Voltage	BV_{CBO}		20		V	
Emitter to Base Breakdown Voltage	BV_{EBO}		7.0		V	
Emitter Resistance	R_E		30		Ω	
Base Spreading Resistance	R_B		1000		Ω	
Collector Saturation Resistance	R_C		450		Ω	
Base to Emitter Capacitance	C_{BEO}				pF	
Base to Collector Capacitance	C_{BCO}				pF	
Base to Substrate Capacitance	C_{CS}				pF	

NPN Bipolar Transistor Characteristics (Emitter size 31.5 x 4.5 μ m)

	Sym	Min	Typ	Max	Unit	Comments
Current Gain	h_{FE}		100			@100 μ A
Early Voltage	V_A		30		V	
Cut - Off Frequency	f_t		6.4		GHz	
Collector-Emitter Saturation Voltage	V_{CESAT}		0.45		V	
Collector to Emitter Breakdown Voltage	BV_{CEO}		6.0		V	
Collector to Base Breakdown Voltage	BV_{CBO}		20.0		V	
Emitter to Base Breakdown Voltage	BV_{EBO}		7.0		V	
Emitter Resistance	R_E		6		Ω	
Base Spreading Resistance	R_B		250		Ω	
Collector Saturation Resistance	R_C		65		Ω	

Physical Characteristics

Starting Material	p <100>	N+/P+ Width/Space	2.5/1.2 μ m
Starting Mat. Resistivity	25 - 50 Ω -cm	N+ to P+ Space	9.0 μ m
Typ. Operating Voltage	5V	Contact to Poly Space	1.5 μ m
Well Type	Twin well	Contact Overlap of Diffusion	1.0 μ m
Metal Layers	2	Contact Overlap of Poly	1.0 μ m
Poly Layers	1	Metal-1 Overlap of Contact	1.0 μ m
Contact Size	1.5x1.5 μ m	Metal-1 Overlap of Via	1.0 μ m
Via Size	1.5x1.5 μ m	Metal-2 Overlap of Via	1.0 μ m
Metal-1 Width/Space	2.5 / 1.5 μ m	Minimum Pad Opening	65x65 μ m
Metal-2 Width/space	2.5 / 1.5 μ m	Minimum Pad-to-Pad Spacing	5.0 μ m
Gate Poly Width/Space	1.5 / 2.0 μ m	Minimum Pad Pitch	80.0 μ m



Process C1226

CMOS 1.2 μ m

100V CMOS, Double Metal - Double Poly

Electrical Characteristics

T=25°C Unless otherwise noted

	Symbol	Minimum	Typical	Maximum	Unit	Comments
N-Channel High Voltage Transistor						
Threshold Voltage	HVT _N	0.70	0.90	1.10	V	
Punch Through Voltage	HVBVDSS _N	120			V	
ON Resistance	HVPR _{ON}	550	700	850	Ω	W/L = 147/5
Operating Voltage			V _{GS} = 5V V _{DS} = 100V			
N-Channel Low Voltage Transistor						
Threshold Voltage	VT _N	0.30	0.45	0.65	V	100x1.5 μ m
Body Factor	γ _N		0.475		V ^{1/2}	100x1.5 μ m
Conduction Factor	β _N	64	78	92	μ A/V ²	100x100 μ m
Effective Channel Length	L _{effN}		1.35		μ m	100x1.5 μ m
Width Encroachment	Δ W _N		0.4		μ m	Per side
Punch Through Voltage	BVDSS _N	5	12		V	
Poly Field Threshold Voltage	VTFP _N	8	15		V	

	Symbol	Minimum	Typical	Maximum	Unit	Comments
P-Channel High Voltage Transistor						
Threshold Voltage	HVT _P	-0.70	-0.90	-1.10	V	
Punch Through Voltage	HVBVDSS _P	-120			V	
ON Resistance	HVPR _{ON}	2000	2500	3000	Ω	W/L = 139/5
Operating Voltage			V _{GS} =5V V _{DS} =100V		V	
P-Channel Low Voltage Transistor						
Threshold Voltage	VT _P	-0.65	-0.45	-0.30	V	100x1.5 μ m
Body Factor	γ _P		0.6		V ^{1/2}	100x1.5 μ m
Conduction Factor	β _P	20	25	30	μ A/V ²	100x100 μ m
Effective Channel Length	L _{effP}		1.5		μ m	100x1.5 μ m
Width Encroachment	Δ W _P		0.4		μ m	Per side
Punch Through Voltage	BVDSS _P	-5	-12		V	
Poly Field Threshold Voltage	VTF _{P(P)}	-8	-12		V	

Capacitance	Symbol	Minimum	Typical	Maximum	Unit	Comments
Gate Oxide	C _{OX}		TBD		fF/ μ m ²	
Metal-1 to Poly1	C _{M1P}		TBD		fF/ μ m ²	
Metal-2 to Metal-1	C _{MM}		TBD		fF/ μ m ²	

Process C1226

Physical Characteristics

Diffusion & Thin Films	Symbol	Minimum	Typical	Maximum	Unit	Comments
Starting Material p<100>						
Well (field) Sheet Resistance	$\rho_{N\text{-well}(f)}$	1.0	1.7	2.4	K Ω/\square	n-well
N+ Sheet Resistance	ρ_{N+}	20	35	50	Ω/\square	
N+ Junction Depth	x_{jN+}		0.3		μm	
P+ Sheet Resistance	ρ_{P+}	60	110	150	Ω/\square	
P+ Junction Depth	x_{jP+}		0.3		μm	
High-Voltage Gate Oxide Th	HT_{GOX}		24		nm	
Gate Oxide Thickness	T_{GOX}		24		nm	
Interpoly Oxide	IP_{OX}	33.6	42.0	50.4	nm	
Gate Poly Sheet Resistance	ρ_{POLY1}				Ω/\square	
Metal-1 Sheet Resistance	ρ_{M1}				m Ω/\square	
Metal-2 Sheet Resistance	ρ_{M2}				m Ω/\square	
Passivation Thickness	T_{PASS}		200+900		nm	oxide+nit.

Layout Rules

High Voltage Section Rules

Min Channel Width	4.0 μm	Contact Overlap of Diffusion	1.0 μm
Min Spacing, Active Region, 5V	2.0 μm	Contact Overlap of Poly	1.0 μm
Poly1 Width/Space	1.5/2.0 μm	Contact to Poly Space	1.5 μm
Poly2 Width/Space	3.0/2.0 μm	Metal-1 Overlap of Contact	1.0 μm
Contact Width/Space	1.5/1.5 μm	Minimum Pad Opening	65x65 μm
Via Width/Space	1.5/1.5 μm	Minimum Pad to Pad Spacing	5.0 μm
Metal-1 Width/Space	2.5/1.5 μm	Minimum Pad Pitch	80 μm
Metal-2 Width/Space	2.5/1.5 μm		

Process C1227

HV BiCMOS 1.2 μ m

30V Double Metal - Double Poly

Electrical Characteristics

T=25°C Unless otherwise noted

	Symbol	Minimum	Typical	Maximum	Unit	Comments
N-Channel High Voltage Transistor						
Threshold Voltage	HVT _N	0.7	0.9	1.1	V	
Punch Through Voltage	HVBVDSS _P	36			V	
ON Resistance	HVPR _{ON}		1.4		m Ω - cm ²	@V _{GS} = 5V V _{DS} = 0.1V
Operating Voltage			V _{GS} = 5V V _{DS} = 30V		V	
N-Channel Low Voltage Transistor						
Threshold Voltage	VT _N	0.4	0.6	0.8	V	100x1.4 μ m
Body Factor	γ _N	0.50	0.65	0.80	V ^{1/2}	100x1.4 μ m
Conduction Factor	β _N	64.0	75.0	86.0	μ A/V ²	100x100 μ m
Effective Channel Length	Leff _N	1.20	1.35	1.50	μ m	100x1.4 μ m
Width Encroachment	Δ W _N		0.45		μ m	Per side
Punch Through Voltage	BVDSS _N	8			V	
Poly Field Threshold Voltage	VTFP _N	10	18		V	

	Symbol	Minimum	Typical	Maximum	Unit	Comments
P-Channel High Voltage Transistor						
Threshold Voltage	HVT _P	-0.7	-0.9	-1.1	V	
Punch Through Voltage	HVBVDSS _P	-36			V	
ON Resistance	HVPR _{ON}		11.0		m Ω - cm ²	@V _{GS} = -5V @V _{DS} = -0.1V
P-Channel Low Voltage Transistor						
Threshold Voltage	VT _P	-0.8	-0.6	-0.4	V	100x1.4 μ m
Body Factor	γ _P	0.35	0.50	0.65	V ^{1/2}	100x1.4 μ m
Conduction Factor	β _P	20.0	25.0	30.0	μ A/V ²	100x100 μ m
Effective Channel Length	Leff _P	1.35	1.50	1.65	μ m	100x1.4 μ m
Width Encroachment	Δ W _P		0.40		μ m	Per side
Punch Through Voltage	BVDSS _P	-8			V	
Poly Field Threshold Voltage	VTF _{P(P)}	-10	-18		V	

Capacitance	Symbol	Minimum	Typical	Maximum	Unit	Comments
Gate Oxide	C _{OX}	1.338	1.439	1.569	fF/ μ m ²	
Metal-1 to Poly1	C _{M1P}	0.040	0.046	0.052	fF/ μ m ²	
Metal-2 to Metal-1	C _M	0.043	0.050	0.057	fF/ μ m ²	

Vertical NPN Transistor	Symbol	Minimum	Typical	Maximum	Unit	Comments
Beta	h _{FE}	50	140	240		4.5x4.5 μ m
Early Voltage	V _A		34		V	
Cut-Off Frequency	f _t		1.89		GHz	

Process C1227

Physical Characteristics

Diffusion & Thin Films	Symbol	Minimum	Typical	Maximum	Unit	Comments
Starting Material $\rho < 100 >$						
Well(field)Sheet Resistance	$\rho_{N\text{-well}(f)}$	1.5	2.1	2.7	K Ω/\square	n-well
N+ Sheet Resistance	ρ_{N+}	20.0	35.0	50.0	Ω/\square	
N+ Junction Depth	X_{jN+}		0.4		μm	
P+ Sheet Resistance	ρ_{P+}	50.0	75.0	100.0	Ω/\square	
P+ Junction Depth	X_{jP+}		0.4		μm	
Base Resistance	RSHB_RB	1.33	1.66	2.00	K Ω/sq	
High-Voltage Gate Oxide	HT _{GOX}		22		nm	
Gate Oxide Thickness	T _{GOX}		22		nm	
Interpoly Oxide Thickness	IP _{OX}	33.6	42	50.4	nm	
Gate Poly Sheet Resistance	$\rho_{\text{POLY}1}$	15.0	22.0	30.0	Ω/\square	
Poly2 Resistivity	RSH_PL P	1.5	2	2.5	k Ω/\square	
Metal-1 Sheet Resistance	ρ_{M1}	35.0	45.0	65.0	m Ω/\square	
Metal-2 Sheet Resistance	ρ_{M2}	19.0	25.0	35.0	m Ω/\square	
Passivation Thickness	T _{PASS}		200+900		nm	oxide+nitride

Layout Rules

Min Channel Width	4.0 μm	Diffusion Overlap of Contact	1.0 μm
Min Spacing, Active Region, 5V	2.0 μm	Poly Overlap of Contact	1.0 μm
Poly1 Width/Space	1.4/2.0 μm	Metal-1 Overlap of Contact	1.5 μm
Poly2 Width/Space	3.0/2.0 μm	Contact to Poly Space	1.5 μm
Contact Width/Space	1.4x1.4 μm	Minimum Pad Opening	65x65 μm
Via Width/Space	1.4/1.6 μm	Metal-1 Overlap of Via	1.0 μm
Metal-1 Width/Space	2.6/1.6 μm	Metal-2 Overlap of Via	1.0 μm
Metal-2 Width/Space	2.6/1.6 μm	Minimum Pad Opening	65x65 μm
Gate Poly Width/Space	1.5/2.0 μm	Minimum Pad to Pad Spacing	5.0 μm
N+/P+ Width/Space	2.5/2.0 μm	Minimum Pad Pitch	80 μm

Process C1229

HV CMOS 1.2 μ m

30V Double Metal - Double Poly

Electrical Characteristics

T=25°C Unless otherwise noted

	Symbol	Minimum	Typical	Maximum	Unit	Comments
N-Channel High Voltage Transistor						
Threshold Voltage	HVT _N	0.7	0.9	1.1	V	
Punch Through Voltage	HVBVDSS _P	36			V	
ON Resistance	HVPR _{ON}		1.4		m Ω - cm ²	@V _{GS} = 5V V _{DS} = 0.1V
Operating Voltage			V _{GS} = 5V V _{DS} = 30V		V	
N-Channel Low Voltage Transistor						
Threshold Voltage	VT _N	0.4	0.6	0.8	V	100x1.4 μ m
Body Factor	γ _N	0.50	0.65	0.80	V ^{1/2}	100x1.4 μ m
Conduction Factor	β _N	64.0	75.0	86.0	μ A/V ²	100x100 μ m
Effective Channel Length	Leff _N	1.20	1.35	1.50	μ m	100x1.4 μ m
Width Encroachment	Δ W _N		0.45		μ m	Per side
Punch Through Voltage	BVDSS _N	8			V	
Poly Field Threshold Voltage	VTF _P _N	10	18		V	

	Symbol	Minimum	Typical	Maximum	Unit	Comments
P-Channel High Voltage Transistor						
Threshold Voltage	HVT _P	-0.7	-0.9	-1.1	V	
Punch Through Voltage	HVBVDSS _P	-36			V	
ON Resistance	HVPR _{ON}		11.0		m Ω - cm ²	@V _{GS} = -5V @V _{DS} = -0.1V
P-Channel Low Voltage Transistor						
Threshold Voltage	VT _P	-0.8	-0.6	-0.4	V	100x1.4 μ m
Body Factor	γ _P	0.35	0.50	0.65	V ^{1/2}	100x1.4 μ m
Conduction Factor	β _P	20.0	25.0	30.0	μ A/V ²	100x100 μ m
Effective Channel Length	Leff _P	1.35	1.50	1.65	μ m	100x1.4 μ m
Width Encroachment	Δ W _P		0.40		μ m	Per side
Punch Through Voltage	BVDSS _P	-8			V	
Poly Field Threshold Voltage	VTF _{P(P)}	-10	-18		V	

Capacitance	Symbol	Minimum	Typical	Maximum	Unit	Comments
Gate Oxide	C _{OX}	1.338	1.439	1.569	fF/ μ m ²	
Metal-1 to Poly1	C _{M1P}	0.040	0.046	0.052	fF/ μ m ²	
Metal-2 to Metal-1	C _{MM}	0.043	0.050	0.057	fF/ μ m ²	

Process C1229

Physical Characteristics

Diffusion & Thin Films	Symbol	Minimum	Typical	Maximum	Unit	Comments
Starting Material $\rho < 100 >$						
Well(field)Sheet Resistance	$\rho_{N\text{-well}(f)}$	1.5	2.1	2.7	$K\Omega/\square$	n-well
N+ Sheet Resistance	ρ_{N+}	20.0	35.0	50.0	Ω/\square	
N+ Junction Depth	X_{jN+}		0.4		μm	
P+ Sheet Resistance	ρ_{P+}	50.0	75.0	100.0	Ω/\square	
P+ Junction Depth	X_{jP+}		0.4		μm	
Base Resistance	RSHB_RB	1.33	1.66	2.00	$K\Omega/\text{sq}$	
High-Voltage Gate Oxide	HT _{GOX}		22		nm	
Gate Oxide Thickness	T _{GOX}		22		nm	
Interpoly Oxide Thickness	IP _{OX}	33.6	42	50.4	nm	
Gate Poly Sheet Resistance	$\rho_{\text{POLY}1}$	15.0	22.0	30.0	Ω/\square	
Poly2 Resistivity	RSH_PL P	1.5	2	2.5	$k\Omega/\square$	
Metal-1 Sheet Resistance	ρ_{M1}	35.0	45.0	65.0	$m\Omega/\square$	
Metal-2 Sheet Resistance	ρ_{M2}	19.0	25.0	35.0	$m\Omega/\square$	
Passivation Thickness	T _{PASS}		200+900		nm	oxide+nitride

Layout Rules

Min Channel Width	4.0 μm	Diffusion Overlap of Contact	1.0 μm
Min Spacing, Active Region, 5V	2.0 μm	Poly Overlap of Contact	1.0 μm
Poly1 Width/Space	1.4/2.0 μm	Metal-1 Overlap of Contact	1.5 μm
Poly2 Width/Space	3.0/2.0 μm	Contact to Poly Space	1.5 μm
Contact Width/Space	1.4x1.4 μm	Minimum Pad Opening	65x65 μm
Via Width/Space	1.4/1.6 μm	Metal-1 Overlap of Via	1.0 μm
Metal-1 Width/Space	2.6/1.6 μm	Metal-2 Overlap of Via	1.0 μm
Metal-2 Width/Space	2.6/1.6 μm	Minimum Pad Opening	65x65 μm
Gate Poly Width/Space	1.5/2.0 μm	Minimum Pad to Pad Spacing	5.0 μm
N+/P+ Width/Space	2.5/2.0 μm	Minimum Pad Pitch	80 μm

Process C1230

BiCMOS 1.2 μ m

Low TCR P-Poly for Analog

Electrical Characteristics

T=25°C Unless otherwise noted

N-Channel Transistor	Symbol	Minimum	Typical	Maximum	Unit	Comments
Threshold Voltage	V_{TN}	0.55	0.75	0.95	V	100x1.2 μ m
Body Factor	γ_N		0.34		$V^{1/2}$	100x1.2 μ m
Conduction Factor	β_N	64	75	86	$\mu A/V^2$	100x100 μ m
Effective Channel Length	L_{effN}	0.8	1.0	1.2	μ m	100x1.2 μ m
Width Encroachment	ΔW_N		0.6		μ m	Per side
Punch Through Voltage	$BVDSS_N$	9			V	
Poly Field Threshold Voltage	$VTF_{P(N)}$	10			V	

P-Channel Transistor	Symbol	Minimum	Typical	Maximum	Unit	Comments
Threshold Voltage	V_{TP}	-0.7	-0.9	-1.1	V	100x1.2 μ m
Body Factor	γ_P		0.38		$V^{1/2}$	100x1.2 μ m
Conduction Factor	β_P	21	25	29	$\mu A/V^2$	100x100 μ m
Effective Channel Length	L_{effP}	0.9	1.1	1.3	μ m	100x1.2 μ m
Width Encroachment	ΔW_P		0.8		μ m	Per side
Punch Through Voltage	$BVDSS_P$	-9			V	
Poly Field Threshold Voltage	$VTF_{P(P)}$	-10			V	

Diffusion & Thin Films	Symbol	Minimum	Typical	Maximum	Unit	Comments
Base Resistor Sheet Resist.	ρ_{RB}	1.33	1.66	2.00	$K\Omega/\square$	
Base Resistor Effective Width Change	ΔW_{RB}	-0.2	-0.6	-1.0	μ m	
Base Resistor Voltage Coefficient, Narrow Size	V_{OLTCO_N}		11297		ppm/V	250x5 μ m
Base Resistor Voltage Coefficient, Wide Size	V_{OLTCO_W}		15468		ppm/V	250x25 μ m
Base Resistor Voltage Coefficient, Narrow Size	T_{EMPCO_N}		2761		ppm/C	250x5 μ m
Low TCR P-Poly Resistor	$\rho_{HI-POLY}$	1.5	2.36	2.5	$K\Omega/\square$	
Temperature Coefficient - Low TCR Poly	TCR Poly	-100	0	+50	ppm/C	
Base to Emitter Capacitance	C_{BEO}		33.8		fF/ μ m ²	
Base to Collector Cap.	C_{BCO}		56.9		fF/ μ m ²	
Base to Substrate Cap.	C_{CS}		35.1		fF/ μ m ²	
Collector to Substrate Junction Capacitance	C_{JS}		0.1		fF/ μ m ²	

Capacitance	Symbol	Minimum	Typical	Maximum	Unit	Comments
Gate Oxide	C_{OX}	1.28	1.38	1.58	fF/ μ m ²	
Metal-1 to Poly-1	C_{M1P}		0.057		fF/ μ m ²	
Metal-1 to Silicon	C_{M1S}		0.028		fF/ μ m ²	
Metal-2 to Metal-1	C_{MM}		0.035		fF/ μ m ²	
Poly-1 to Poly-2	C_{P1P2}	0.69	0.86	1.03	fF/ μ m ²	

Electrical Characteristics**NPN Bipolar Transistor Characteristics (Emitter size 4.5 x 4.5 μ m)**

	Sym	Min	Typ	Max	Unit	Comments
Current Gain	h_{FE}		118			@100 μ A
Early Voltage	V_A		22		V	
Cut - Off Frequency	f_t		6.2		GHz	
Collector-Emitter Saturation Voltage	V_{CESAT}		0.3		V	
Collector to Emitter Breakdown Voltage	BV_{CEO}		6.5		V	
Collector to Base Breakdown Voltage	BV_{CBO}		17		V	
Emitter to Base Breakdown Voltage	BV_{EBO}		6		V	
Emitter Resistance	R_E		40		Ω	
Base Spreading Resistance	R_B		1000		Ω	
Collector Saturation Resistance	R_C		100		Ω	
Base to Emitter Capacitance	C_{BEO}				pF	
Base to Collector Capacitance	C_{BCO}				pF	
Base to Substrate Capacitance	C_{CS}				pF	


NPN Bipolar Transistor Characteristics (Emitter size 31.5 x 4.5 μ m)

	Sym	Min	Typ	Max	Unit	Comments
Current Gain	h_{FE}		110			@100 μ A
Early Voltage	V_A		22		V	
Cut - Off Frequency	f_t		6.4		GHz	
Collector-Emitter Saturation Voltage	V_{CESAT}		0.2		V	
Collector to Emitter Breakdown Voltage	BV_{CEO}		6.5		V	
Collector to Base Breakdown Voltage	BV_{CBO}		17		V	
Emitter to Base Breakdown Voltage	BV_{EBO}		6		V	
Emitter Resistance	R_E		6		Ω	
Base Spreading Resistance	R_B		250		Ω	
Collector Saturation Resistance	R_C		15		Ω	



Physical Characteristics

Starting Material	p <100>	N+/P+ Width/Space	2.5/1.2 μ m
Starting Mat. Resistivity	25 - 50 Ω -cm	N+ to P+ Space	9.0 μ m
Typ. Operating Voltage	5V	Contact to Poly Space	1.5 μ m
Well Type	N-well	Contact Overlap of Diffusion	1.0 μ m
Metal Layers	2	Contact Overlap of Poly	1.0 μ m
Poly Layers	2	Metal-1 Overlap of Contact	1.0 μ m
Contact Size	1.5x1.5 μ m	Metal-1 Overlap of Via	1.0 μ m
Via Size	1.5x1.5 μ m	Metal-2 Overlap of Via	1.0 μ m
Metal-1 Width/Space	2.5 / 1.5 μ m	Minimum Pad Opening	65x65 μ m
Metal-2 Width/Space	2.5 / 1.5 μ m	Minimum Pad-to-Pad Spacing	5.0 μ m
Gate Poly Width/Space	1.5 / 2.0 μ m	Minimum Pad Pitch	80.0 μ m

Special feature of C1206 Process: BiCMOS 1.2- μ m technology with a cutoff frequency of 6.4GHz.



Cross-sectional view of the BiCMOS 1.2 C1230 process



Process C1231

HV BiCMOS 1.2 μ m

30V Double Metal - Double Poly

Electrical Characteristics

T=25°C Unless otherwise noted

	Symbol	Minimum	Typical	Maximum	Unit	Comments
N-Channel High Voltage Transistor						
Threshold Voltage	HVT _N	0.45	0.65	0.85	V	
Punch Through Voltage	HVBVDSS _P	36			V	
ON Resistance	HVPR _{ON}		1.4		m Ω -cm ²	@V _{GS} = 5V @V _{DS} = 0.1V
Operating Voltage			V _{GS} = 5V V _{DS} = 30V		V	
N-Channel Low Voltage Transistor						
Threshold Voltage	VT _N	0.6	0.8	1.00	V	100x1.4 μ m
Body Factor	γ _N	0.65	0.8	0.95	V ^{1/2}	100x1.4 μ m
Conduction Factor	β _N	64.0	75.0	86.0	μ A/V ²	100x100 μ m
Effective Channel Length	L _{effN}	1.20	1.35	1.50	μ m	100x1.4 μ m
Width Encroachment	Δ W _N		0.45		μ m	Per side
Punch Through Voltage	BVDSS _N	8			V	
Poly Field Threshold Voltage	VTF _P _N	10	18		V	

	Symbol	Minimum	Typical	Maximum	Unit	Comments
P-Channel High Voltage Transistor						
Threshold Voltage	HVT _P	-0.7	-0.9	-1.1	V	
Punch Through Voltage	HVBVDSS _P	-36			V	
ON Resistance	HVPR _{ON}		11.0		m Ω -cm ²	@V _{GS} = 5V
P-Channel Low Voltage Transistor						
Threshold Voltage	VT _P	-0.9	-0.7	-0.5	V	100x1.4 μ m
Body Factor	γ _P	0.25	0.40	0.55	V ^{1/2}	100x1.4 μ m
Conduction Factor	β _P	20.0	25.0	30.0	μ A/V ²	100x100 μ m
Effective Channel Length	L _{effP}	1.35	1.50	1.65	μ m	100x1.4 μ m
Width Encroachment	Δ W _P		0.40		μ m	Per side
Punch Through Voltage	BVDSS _P	-8			V	
Poly Field Threshold Voltage	VTF _{P(P)}	-10	-18		V	

Capacitance	Symbol	Minimum	Typical	Maximum	Unit	Comments
Gate Oxide	C _{OX}	1.338	1.439	1.569	fF/ μ m ²	
Metal-1 to Poly1	C _{M1P}	0.040	0.046	0.052	fF/ μ m ²	
Metal-2 to Metal-1	C _{MM}	0.043	0.050	0.057	fF/ μ m ²	

	Symbol	Minimum	Typical	Maximum	Unit	Comments
High Voltage Vertical NPN Transistor						
Beta	h _{FE}		130			
Early Voltage	V _A		200		V	
BV _{CEO}	BV _{CEO}		35		V	
Low Voltage Vertical NPN Transistor						
Beta	h _{FE}	50	140	240		4.5x4.5 μ m
Early Voltage	V _A		34		V	
Cut-Off Frequency	f _t		1.89		GHz	

Process C1231

Physical Characteristics

Diffusion & Thin Films	Symbol	Minimum	Typical	Maximum	Unit	Comments
Starting Material $\rho < 100 >$						
Well(field)Sheet Resistance	$\rho_{N\text{-well}(f)}$	1.5	2.1	2.7	$K\Omega/\square$	n-well
N+ Sheet Resistance	ρ_{N+}	20.0	35.0	50.0	Ω/\square	
N+ Junction Depth	X_{jN+}		0.4		μm	
P+ Sheet Resistance	ρ_{P+}	50.0	75.0	100.0	Ω/\square	
P+ Junction Depth	X_{jP+}		0.4		μm	
Base Resistance	RSHB_RB	1.33	1.66	2.00	$K\Omega/\text{sq}$	
High-Voltage Gate Oxide	HT _{GOX}		22		nm	
Gate Oxide Thickness	T _{GOX}		22		nm	
Interpoly Oxide Thickness	IP _{OX}	33.6	42	50.4	nm	
Gate Poly Sheet Resistance	$\rho_{\text{POLY}1}$	15.0	22.0	30.0	Ω/\square	
Poly2 Resistivity	RSH_PL P	1.5	2	2.5	$k\Omega/\square$	
Metal-1 Sheet Resistance	ρ_{M1}	35.0	45.0	65.0	$m\Omega/\square$	
Metal-2 Sheet Resistance	ρ_{M2}	19.0	25.0	35.0	$m\Omega/\square$	
Passivation Thickness	T _{PASS}		200+900		nm	oxide+nitride

Layout Rules

Min Channel Width	4.0 μm	Diffusion Overlap of Contact	1.0 μm
Min Spacing, Active Region, 5V	2.0 μm	Poly Overlap of Contact	1.0 μm
Poly1 Width/Space	1.4/2.0 μm	Metal-1 Overlap of Contact	1.5 μm
Poly2 Width/Space	3.0/2.0 μm	Contact to Poly Space	1.5 μm
Contact Width/Space	1.4x1.4 μm	Minimum Pad Opening	65x65 μm
Via Width/Space	1.4/1.6 μm	Metal-1 Overlap of Via	1.0 μm
Metal-1 Width/Space	2.6/1.6 μm	Metal-2 Overlap of Via	1.0 μm
Metal-2 Width/Space	2.6/1.6 μm	Minimum Pad Opening	65x65 μm
Gate Poly Width/Space	1.5/2.0 μm	Minimum Pad to Pad Spacing	5.0 μm
N+/P+ Width/Space	2.5/2.0 μm	Minimum Pad Pitch	80 μm

Process C1232

CMOS 1.2 μ m

EEPROM with Lateral PNP

Electrical Characteristics

T=25°C Unless otherwise noted

N-Channel Transistor	Symbol	Minimum	Typical	Maximum	Unit	Comments
Threshold Voltage	V_{T_N}	0.30	0.475	0.65	V	100x10 μ m
Body Factor	γ_N	0.35	0.45	0.55	V ^{1/2}	100x100 μ m
Conduction Factor	β_N	64	78	92	μ A/V ²	100x100 μ m
Saturation Current	I_{DSATN}	16	25	40	mA	100x1.5 μ m
Punch Through Voltage	$BVDSS_N$	5			V	
Poly Field Threshold	$VTF_{P(N)}$	8			V	

N-Channel Native Transistor	Symbol	Minimum	Typical	Maximum	Unit	Comments
Threshold Voltage	$V_{T_{ZBN}}$	-0.20	0.37	0.52	V	100x2.5 μ m
Body Factor	γ_{ZBN}	0.30	0.45	0.60	V ^{1/2}	100x2.5 μ m
Saturation Current	I_{DSATN}	13	15.7	18.9	mA	100x2.5 μ m
Conduction Factor	β_{ZBN}	45	55	65	μ A/V ²	100x100 μ m

P-Channel Transistor	Symbol	Minimum	Typical	Maximum	Unit	Comments
Threshold Voltage	V_{T_P}	-0.65	-0.475	0.30	V	100x1.2 μ m
Body Factor	γ_P	0.5	0.6	0.7	V ^{1/2}	100x1.2 μ m
Conduction Factor	β_P	20	25	30	μ A/V ²	100x100 μ m
Saturation Current	I_{DSATP}	-6	-10	-16	mA	100x1.5 μ m
Punch Through Voltage	$BVDSS_P$	-5			V	
Poly Field Threshold Voltage	$VTF_{P(P)}$	-8			V	

EECMOS Characteristics	Symbol	Minimum	Typical	Maximum	Unit	Comments
Tunnel Oxide Thickness	T_{TUNLOX}	84	88	92	nm	
Interpoly Oxide Thickness	T_{P1P2}	340	390	440	nm	
Buried N+ Sheet Res.	ρ_{BN+}	200	300	400	Ω/\square	
Initial Program/Erase Window			3.0		V	
Unprog. Memory Threshold	V_T		3.0		V	
Endurance		10,000			Cycles	
Programming Voltage	V_{PP}	12	14	17	V	

Lateral PNP	Symbol	Minimum	Typical	Maximum	Unit	Comments
Beta	H_{FE}	10	35	100		
Early Voltage	V_{AP}		TBD		V	

Electrical Characteristics

Diffusion & Thin Films	Symbol	Minimum	Typical	Maximum	Unit	Comments
Well (field) Sheet Resistance	$\rho_{N\text{-well}(f)}$	1.2	20	2.8	K Ω/\square	n-well
N+ Sheet Resistance	ρ_{N+}	20	35	50	Ω/\square	
N+ Junction Depth	x_{jN+}		0.35		μm	
P+ Sheet Resistance	ρ_{P+}	60	110	160	Ω/\square	
P+ Junction Depth	x_{jP+}		0.35		μm	
Gate Oxide Thickness	T_{GOX}	22.5	25.0	27.5	nm	
Field Oxide Thickness	T_{FIELD}		700		nm	
Gate Poly Sheet Res.	ρ_{POLY2}	25	35	45	Ω/\square	
Bottom Poly Sheet Res.	ρ_{POLY1}	24	32	40	Ω/\square	
High Resistance Poly	ρ_{POLYHI}	1.5	2.0	2.5	k Ω/\square	
Metal-1 Sheet Resistance	ρ_{M1}		50		m Ω/\square	
Metal-2 Sheet Resistance	ρ_{M2}	19	25	32	m Ω/\square	
Passivation Thickness	T_{PASS}		200+900		nm	oxide+nit.

Capacitance	Symbol	Minimum	Typical	Maximum	Unit	Comments
Gate Oxide	C_{OX}	1.28	1.38	1.58	fF/ μm^2	
Metal-1 to Poly1	C_{M1P}		0.057		fF/ μm^2	
Metal-1 to Silicon	C_{M1S}		0.028		fF/ μm^2	
Metal-2 to Metal-1	C_{MM}		0.035		fF/ μm^2	
Poly-1 to Poly-2	C_{P1P1}		0.86		fF/ μm^2	

Physical Characteristics

Starting Material	P <100>	High Poly Width/Space	1.5 / 1.5 μm
Starting Mat. Resistivity	25 - 50 $\Omega\text{-cm}$	N+/P+ Width/Space	2.0 / 2.0 μm
Epi Layer	P Type, 7 - 8.5 $\Omega\text{-cm}$ with N+ Buried Layer	N+ To P+ Space	9.0 μm
		Tunnel Oxide Width/Space	1.5 / 1.5 μm
Operating Voltage	5V	Tunnel Ox. Overlap Bot. Poly	1.0 μm
Well Type	N-well	Contact To Poly Space	1.5 μm
Metal Layers	2	Contact Overlap Of Diffusion	1.0 μm
Poly Layers	2	Contact Overlap Of Poly	1.0 μm
Contact Size	1.5x1.5 μm	Metal-1 Overlap Of Contact	1.0 μm
Via Size	1.5x1.5 μm	Metal-1 Overlap Of Via	1.0 μm
Metal-1 Width/Space	2.5 / 1.5 μm	Metal-2 Overlap Of Via	1.0 μm
Metal-2 Width/Space	2.5 / 1.5 μm	Minimum Pad Opening	65x65 μm
Gate Poly Width/Space	1.5 / 2.0 μm	Minimum Pad-to-Pad Spacing	5.0 μm
Buried N+ Width/Space	2.5 / 1.75 μm	Minimum Pad Pitch	80.0 μm

Special Feature of C1232 Process: EEPROM process with high resistivity poly resistors and native n-channel devices.

Process C1601

CMOS 1.6 μ m

Analog Mixed Mode

Electrical Characteristics

T=25°C Unless otherwise noted

N-Channel Transistor	Symbol	Minimum	Typical	Maximum	Unit	Comments
Threshold Voltage	V_{T_N}	0.47	0.67	0.87	V	25x1.6 μ m
Body Factor	γ_N	0.6	0.75	0.90	$V^{1/2}$	25x1.6 μ m
Conduction Factor	β_N	33	39	45	$\mu A/V^2$	25x25 μ m
Effective Channel Length	L_{eff_N}	1.0	1.3	1.6	μ m	25x1.6 μ m
Width Encroachment	ΔW_N		0.0		μ m	Per side
Punch Through Voltage	$BVDSS_N$	8			V	
Poly Field Threshold Voltage	$VTF_{P(N)}$	8			V	

P-Channel Transistor	Symbol	Minimum	Typical	Maximum	Unit	Comments
Threshold Voltage	V_{T_P}	-1.1	-0.9	-0.7	V	25x1.6 μ m
Body Factor	γ_P	0.27	0.42	0.57	$V^{1/2}$	25x1.6 μ m
Conduction Factor	β_P	10.0	12.5	15.0	$\mu A/V^2$	25x25 μ m
Effective Channel Length	L_{eff_P}	1.12	1.42	1.72	μ m	25x1.6 μ m
Width Encroachment	ΔW_P		0.0		μ m	Per side
Punch Through Voltage	$BVDSS_P$	-8			V	
Poly Field Threshold Voltage	$VTF_{P(P)}$	-8			V	

Diffusion & Thin Films	Symbol	Minimum	Typical	Maximum	Unit	Comments
Well (field) Sheet Resistance	$\rho_{N-well(f)}$	1.6	2.0	2.4	$K\Omega/\square$	n-well
N+ Sheet Resistance	ρ_{N+}	25	35	45	Ω/\square	
N+ Junction Depth	X_{jN+}		0.35		μ m	
P+ Sheet Resistance	ρ_{P+}	74	94	114	Ω/\square	
P+ Junction Depth	X_{jP+}		0.35		μ m	
Gate Oxide Thickness	T_{GOX}	225	250	275	nm	
Field Oxide Thickness	T_{FIELD}	550	650	750	nm	
Gate Poly Sheet Resistance	ρ_{POLY1}	15	22	30	Ω/\square	
Bottom Poly Sheet Res.	ρ_{POLY2}	29	37	45	Ω/\square	
Metal-1 Sheet Resistance	ρ_{M1}		50		$m\Omega/\square$	
Metal-2 Sheet Resistance	ρ_{M2}		30		$m\Omega/\square$	
Passivation Thickness	T_{PASS}		200+900		nm	oxide+nit.

Capacitance	Symbol	Minimum	Typical	Maximum	Unit	Comments
Gate Oxide	C_{OX}	1.23	1.38	1.53	fF/ μ m ²	
Metal-1 to Poly-1	C_{M1P}		0.046		fF/ μ m ²	
Metal-2 to Metal-1	C_{MM}	0.033	0.037	0.041	fF/ μ m ²	
Metal-1 to Silicon	C_{M1S}	0.026	0.030	0.034	fF/ μ m ²	
Poly-1 to Poly-2	C_{P1P2}	0.43	0.53	0.63	fF/ μ m ²	

Physical Characteristics

Starting Material	P <100>	N+/P+ Width/Space	1.6 / 3.2 μ m
Starting Mat. Resistivity	15 - 25 Ω -cm	N+ To P+ Space	8.0 μ m
Typ. Operating Voltage	5V	Contact To Poly Space	1.5 μ m
Well Type	N-well	Contact Overlap Of Diffusion	0.8 μ m
Metal Layers	2	Contact Overlap Of Poly	0.8 μ m
Poly Layers	2	Metal-1 Overlap Of Contact	1.0 μ m
Contact Size	1.5x1.5 μ m	Metal-1 Overlap Of Via	1.0 μ m
Via Size	1.5x1.5 μ m	Metal-2 Overlap Of Via	1.2 μ m
Metal-1 Width/Space	2.0 / 2.0 μ m	Minimum Pad Opening	65x65 μ m
Metal-2 Width/Space	3.2 / 2.3 μ m	Minimum Pad-to-Pad Spacing	5.0 μ m
Gate Poly Width/Space	1.6 / 1.7 μ m	Minimum Pad Pitch	80.0 μ m

Special Feature of C1601 Process: 2.0 μ m Analog process with n- and p-channel transistors in CMOS 1.5 μ m technology.

Process C3013

CMOS 3 μ m

10 Volt Single Metal Analog

Electrical Characteristics

T=25°C Unless otherwise noted

N-Channel Transistor	Symbol	Minimum	Typical	Maximum	Unit	Comments
Threshold Voltage	V_{T_N}	0.6	0.8	1.0	V	100x4 μ m
Body Factor	γ_N		0.6		V ^{1/2}	100x4 μ m
Conduction Factor	β_N	42	47	52	μ A/V ²	100x100 μ m
Effective Channel Length	L_{effN}	2.85	3.2	3.55	μ m	100x4 μ m
Width Encroachment	ΔW_N		0.7		μ m	Per side
Punch Through Voltage	$BVDSS_N$	12			V	
Poly Field Threshold Voltage	$VTF_{P(N)}$	12			V	

P-Channel Transistor	Symbol	Minimum	Typical	Maximum	Unit	Comments
Threshold Voltage	V_{T_P}	-0.6	-0.8	-1.0	V	100x4 μ m
Body Factor	γ_P		0.55		V ^{1/2}	100x4 μ m
Conduction Factor	β_P	13	15	19	μ A/V ²	100x100 μ m
Effective Channel Length	L_{effP}	2.85	3.2	3.55	μ m	100x4 μ m
Width Encroachment	ΔW_P		0.9		μ m	Per side
Punch Through Voltage	$BVDSS_P$	-12			V	
Poly Field Threshold Voltage	$VTF_{P(P)}$	-12			V	

Diffusion & Thin Films	Symbol	Minimum	Typical	Maximum	Unit	Comments
Well (field) Sheet Resistance	$\rho_{P-well(f)}$	3.2	4.8	6.5	K Ω/\square	P-well
N+ Sheet Resistance	ρ_{N+}	16	21	27	Ω/\square	
N+ Junction Depth	X_{jN+}		0.8		μ m	
P+ Sheet Resistance	ρ_{P+}	50	80	100	Ω/\square	
P+ Junction Depth	X_{jP+}		0.7		μ m	
Gate Oxide Thickness	T_{GOX}	44	48	52	nm	
Interpoly Oxide Thickness	T_{P1P2}		60		nm	
Gate Poly Sheet Resistance	ρ_{POLY1}	15	22	30	Ω/\square	
Bottom Poly Sheet Res.	ρ_{POLY2}	15	22	30	Ω/\square	
Metal-1 Sheet Resistance	ρ_{M1}		30	60	m Ω/\square	
Passivation Thickness	T_{PASS}		200+900		nm	oxide+nit.

Capacitance	Symbol	Minimum	Typical	Maximum	Unit	Comments
Gate Oxide	C_{OX}	0.66	0.72	0.78	fF/ μ m ²	
Metal-1 to Poly-1	C_{M1P}		0.0523		fF/ μ m ²	
Metal-1 to Silicon	C_{M1S}	0.026	0.030	0.034	fF/ μ m ²	
Poly-1 to Poly-2	C_{P1P2}	0.51	0.57	0.63	fF/ μ m ²	

Process C3013

Physical Characteristics

Starting Material	N <100>	N+/P+ Width/Space	3.0 / 3.0 μ m
Starting Mat. Resistivity	15 - 25 Ω -cm	N+ To P+ Space	12 μ m
Typ. Operating Voltage	5V	Contact To Poly Space	2.5 μ m
Well Type	P-well	Contact Overlap Of Diffusion	1.5 μ m
Metal Layers	1	Contact Overlap Of Poly	1.0 μ m
Poly Layers	2	Metal-1 Overlap Of Contact	1.0 μ m
Contact Size	2.0x2.0 μ m	Minimum Pad Opening	100x100 μ m
Metal-1 Width/Space	3.5 / 2.5 μ m	Minimum Pad-to-Pad Spacing	55 μ m
Gate Poly Width/Space	4.0 / 2.5 μ m	Minimum Pad Pitch	80.0 μ m

Special Feature of C3013 Process: P-well analog process with single metal CMOS 3.0 μ m technology for 10 Volt applications.

Process C3014

CMOS 3 μ m

5 Volt Single Metal Analog

Electrical Characteristics

T=25°C Unless otherwise noted

N-Channel Transistor	Symbol	Minimum	Typical	Maximum	Unit	Comments
Threshold Voltage	V_{T_N}	0.5	0.65	0.8	V	100x3 μ m
Body Factor	γ_N		0.6		$V^{1/2}$	100x3 μ m
Conduction Factor	β_N	42	47	52	$\mu A/V^2$	100x100 μ m
Effective Channel Length	L_{eff_N}	2.0	2.3	2.6	μ m	100x3 μ m
Width Encroachment	ΔW_N		0.7		μ m	Per side
Punch Through Voltage	$BVDSS_N$	12			V	
Poly Field Threshold Voltage	$VTF_{P(N)}$	12			V	

P-Channel Transistor	Symbol	Minimum	Typical	Maximum	Unit	Comments
Threshold Voltage	V_{T_P}	-0.5	0.65	-0.8	V	100x3 μ m
Body Factor	γ_P		0.55		$V^{1/2}$	100x3 μ m
Conduction Factor	β_P	13	15	19	$\mu A/V^2$	100x100 μ m
Effective Channel Length	L_{eff_P}	2.85	3.2	3.55	μ m	100x3 μ m
Width Encroachment	ΔW_P		0.9		μ m	Per side
Punch Through Voltage	$BVDSS_P$	-12			V	
Poly Field Threshold Voltage	$VTF_{P(P)}$	-12			V	

Diffusion & Thin Films	Symbol	Minimum	Typical	Maximum	Unit	Comments
Well (field) Sheet Resistance	$\rho_{P-well(f)}$	3.2	4.8	6.5	$K\Omega/\square$	P-well
N+ Sheet Resistance	ρ_{N+}	16	21	27	Ω/\square	
N+ Junction Depth	x_{jN+}		0.8		μ m	
P+ Sheet Resistance	ρ_{P+}	50	80	100	Ω/\square	
P+ Junction Depth	x_{jP+}		0.7		μ m	
Gate Oxide Thickness	T_{GOX}	44	48	52	nm	
Interpoly Oxide Thickness	T_{P1P2}		60		nm	
Gate Poly Sheet Resistance	ρ_{POLY1}	15	22	30	Ω/\square	
Bottom Poly Sheet Res.	ρ_{POLY2}	20	30	40	Ω/\square	
Metal-1 Sheet Resistance	ρ_{M1}		30	60	$m\Omega/\square$	
Passivation Thickness	T_{PASS}		200+900		nm	oxide+nit.

Capacitance	Symbol	Minimum	Typical	Maximum	Unit	Comments
Gate Oxide	C_{OX}	0.66	0.72	0.78	fF/ μ m ²	
Metal-1 to Poly-1	C_{M1P}		0.0523		fF/ μ m ²	
Metal-1 to Silicon	C_{M1S}	0.026	0.030	0.034	fF/ μ m ²	
Poly-1 to Poly-2	C_{P1P2}	0.51	0.57	0.63	fF/ μ m ²	

Process C3014

Physical Characteristics

Starting Material	N <100>	N+/P+ Width/Space	3.0 / 3.0 μ m
Starting Mat. Resistivity	15 - 25 Ω -cm	N+ To P+ Space	12 μ m
Typ. Operating Voltage	5V	Contact To Poly Space	2.5 μ m
Well Type	P-well	Contact Overlap Of Diffusion	1.5 μ m
Metal Layers	1	Contact Overlap Of Poly	1.0 μ m
Poly Layers	2	Metal-1 Overlap Of Contact	1.0 μ m
Contact Size	2.0x2.0 μ m	Minimum Pad Opening	100x100 μ m
Metal-1 Width/Space	3.5 / 2.5 μ m	Minimum Pad-to-Pad Spacing	55 μ m
Gate Poly Width/Space	4.0 / 2.5 μ m	Minimum Pad Pitch	80.0 μ m

Special Feature of C3014 Process: P-well analog low threshold process with single metal CMOS 3.0 μ m technology for 5 Volt applications.

Process C3015

CMOS 3 μ m

Digital

Electrical Characteristics

T=25°C Unless otherwise noted

N-Channel Transistor	Symbol	Minimum	Typical	Maximum	Unit	Comments
Threshold Voltage	V_{T_N}	0.6	0.8	1.0	V	100x3 μ m
Body Factor	γ_N		0.6		V ^{1/2}	100x3 μ m
Conduction Factor	β_N	42	47	52	μ A/V ²	100x100 μ m
Effective Channel Length	L_{effN}	2.85	3.2	3.55	μ m	100x3 μ m
Width Encroachment	ΔW_N		0.7		μ m	Per side
Punch Through Voltage	$BVDSS_N$	12			V	
Poly Field Threshold Voltage	$VTF_{P(N)}$	12			V	

P-Channel Transistor	Symbol	Minimum	Typical	Maximum	Unit	Comments
Threshold Voltage	V_{T_P}	-0.6	-0.8	-1.0	V	100x3 μ m
Body Factor	γ_P		0.55		V ^{1/2}	100x3 μ m
Conduction Factor	β_P	13	15	19	μ A/V ²	100x100 μ m
Effective Channel Length	L_{effP}	2.85	3.2	3.55	μ m	100x3 μ m
Width Encroachment	ΔW_P		0.9		μ m	Per side
Punch Through Voltage	$BVDSS_P$	-12			V	
Poly Field Threshold Voltage	$VTF_{P(P)}$	-12			V	


Diffusion & Thin Films	Symbol	Minimum	Typical	Maximum	Unit	Comments
Well (field) Sheet Resistance	$\rho_{P-well(f)}$	3.2	4.8	6.5	K Ω/\square	P-well
N+ Sheet Resistance	ρ_{N+}	16	21	27	Ω/\square	
N+ Junction Depth	X_{jN+}		0.8		μ m	
P+ Sheet Resistance	ρ_{P+}	50	80	100	Ω/\square	
P+ Junction Depth	X_{jP+}		0.7		μ m	
Gate Oxide Thickness	T_{GOX}	37.5	40.0	42.5	nm	
Gate Poly Sheet Resistance	ρ_{POLY1}	15	22	30	Ω/\square	
Metal-1 Sheet Resistance	ρ_{M1}		30	60	m Ω/\square	
Passivation Thickness	T_{PASS}		200+900		nm	oxide+nit.

Capacitance	Symbol	Minimum	Typical	Maximum	Unit	Comments
Gate Oxide	C_{OX}	0.66	0.72	0.78	fF/ μ m ²	
Metal-1 to Poly-1	C_{M1P}		0.0523		fF/ μ m ²	
Metal-1 to Silicon	C_{M1S}	0.026	0.030	0.034	fF/ μ m ²	



Physical Characteristics

Starting Material	N <100>	N+/P+ Width/Space	3.0 / 3.0 μ m
Starting Mat. Resistivity	15 - 25 Ω -cm	N+ To P+ Space	12 μ m
Typ. Operating Voltage	5V	Contact To Poly Space	2.5 μ m
Well Type	P-well	Contact Overlap Of Diffusion	1.5 μ m
Metal Layers	1	Contact Overlap Of Poly	1.0 μ m
Poly Layers	1	Metal-1 Overlap Of Contact	1.0 μ m
Contact Size	2.0x2.0 μ m	Minimum Pad Opening	100x100 μ m
Metal-1 Width/Space	3.5 / 2.5 μ m	Minimum Pad-to-Pad Spacing	5.0 μ m
Gate Poly Width/Space	3.0 / 2.5 μ m	Minimum Pad Pitch	80.0 μ m

Special Feature of C3015 Process: 3 μ m P-well digital process.



Cross-sectional view of the C3015 process



Process C3017

CMOS 3 μ m

10 Volt Analog Mixed Mode

Electrical Characteristics

T=25°C Unless otherwise noted

N-Channel Transistor	Symbol	Minimum	Typical	Maximum	Unit	Comments
Threshold Voltage	V_{T_N}	0.6	0.8	1.0	V	100x4 μ m
Body Factor	γ_N		0.6		$V^{1/2}$	100x4 μ m
Conduction Factor	β_N	42	47	52	$\mu A/V^2$	100x100 μ m
Effective Channel Length	L_{eff_N}	2.85	3.2	3.55	μ m	100x4 μ m
Width Encroachment	ΔW_N		0.7		μ m	Per side
Punch Through Voltage	$BVDSS_N$	12			V	
Poly Field Threshold Voltage	$VTF_{P(N)}$	12			V	

P-Channel Transistor	Symbol	Minimum	Typical	Maximum	Unit	Comments
Threshold Voltage	V_{T_P}	-0.6	-0.8	-1.0	V	100x4 μ m
Body Factor	γ_P		0.55		$V^{1/2}$	100x4 μ m
Conduction Factor	β_P	13	15	19	$\mu A/V^2$	100x100 μ m
Effective Channel Length	L_{eff_P}	2.85	3.2	3.55	μ m	100x4 μ m
Width Encroachment	ΔW_P		0.9		μ m	Per side
Punch Through Voltage	$BVDSS_P$	-12			V	
Poly Field Threshold Voltage	$VTF_{P(P)}$	-12			V	


Diffusion & Thin Films	Symbol	Minimum	Typical	Maximum	Unit	Comments
Well (field) Sheet Resistance	$\rho_{P-well(f)}$	3.2	4.8	6.5	$K\Omega/\square$	P-well
N+ Sheet Resistance	ρ_{N+}	16	21	27	Ω/\square	
N+ Junction Depth	X_{jN+}		0.8		μ m	
P+ Sheet Resistance	ρ_{P+}	50	80	100	Ω/\square	
P+ Junction Depth	X_{jP+}		0.7		μ m	
Gate Oxide Thickness	T_{GOX}	44	48	52	nm	
Interpoly Oxide Thickness	T_{P1P2}		60		nm	
Gate Poly Sheet Resistance	ρ_{POLY1}	15	22	30	Ω/\square	
Bottom Poly Sheet Res.	ρ_{POLY2}	15	22	30	Ω/\square	
Metal-1 Sheet Resistance	ρ_{M1}		50		$m\Omega/\square$	
Metal-2 Sheet Resistance	ρ_{M2}		30		$m\Omega/\square$	
Passivation Thickness	T_{PASS}		200+900		nm	oxide+nit.

Capacitance	Symbol	Minimum	Typical	Maximum	Unit	Comments
Gate Oxide	C_{OX}	0.66	0.72	0.78	fF/ μ m ²	
Metal-1 to Poly-1	C_{M1P}		0.0523		fF/ μ m ²	
Metal-1 to Silicon	C_{M1S}	0.26	0.30	0.34	fF/ μ m ²	
Metal-2 to Metal-1	C_{MM}	0.033	0.0384	0.041	fF/ μ m ²	
Poly-1 to Poly-2	C_{P1P2}	0.51	0.57	0.63	fF/ μ m ²	



Physical Characteristics

Starting Material	P <100>	N+/P+ Width/Space	3.0 / 3.0μm
Starting Mat. Resistivity	15 - 25 Ω-cm	N+ To P+ Space	12μm
Typ. Operating Voltage	10V	Contact To Poly Space	2.5μm
Well Type	P-well	Contact Overlap Of Diffusion	1.5μm
Metal Layers	2	Contact Overlap Of Poly	1.0μm
Poly Layers	2	Metal-1 Overlap Of Contact	1.0μm
Contact Size	2.0x2.0μm	Metal-1 Overlap Of Via	1.75μm
Via Size	2.0x2.0μm	Metal-2 Overlap Of Via	1.5μm
Metal-1 Width/Space	3.5 / 2.5μm	Minimum Pad Opening	100x100μm
Metal-2 Width/Space	5.0 / 3.0μm	Minimum Pad-to-Pad Spacing	5.0μm
Gate Poly Width/Space	4.0 / 2.5μm	Minimum Pad Pitch	80.0 μm

Special Feature of C3017 Process: P-well analog process with double metal CMOS 3.0 μm technology.



Cross-sectional view of the C3017 process



Process C3025

CMOS 3 μ m

10 Volt Analog

Electrical Characteristics

T=25°C Unless otherwise noted

N-Channel Transistor	Symbol	Minimum	Typical	Maximum	Unit	Comments
Threshold Voltage	V_{TN}	0.65	0.85	1.05	V	100x4 μ m
Body Factor	γ_N		0.87		V ^{1/2}	100x4 μ m
Conduction Factor	β_N	40	48	56	μ A/V ²	100x100 μ m
Effective Channel Length	L_{effN}	3.05	3.40	3.75	μ m	100x4 μ m
Width Encroachment	ΔW_N		0.550		μ m	Per side
Punch Through Voltage	$BVDSS_N$	16.5			V	
Poly Field Threshold Voltage	$VTF_{P(N)}$	12			V	

P-Channel Transistor	Symbol	Minimum	Typical	Maximum	Unit	Comments
Threshold Voltage	V_{TP}	-0.7	-0.9	-1.1	V	100x4 μ m
Body Factor	γ_P		0.75		V ^{1/2}	100x4 μ m
Conduction Factor	β_P	13	16	19	μ A/V ²	100x100 μ m
Effective Channel Length	L_{effP}	3.00	3.35	3.70	μ m	100x4 μ m
Width Encroachment	ΔW_P		0.8		μ m	Per side
Punch Through Voltage	$BVDSS_P$	-16.5			V	
Poly Field Threshold Voltage	$VTF_{P(P)}$	-12			V	

Diffusion & Thin Films	Symbol	Minimum	Typical	Maximum	Unit	Comments
Well (field) Sheet Resistance	$\rho_{P-well(f)}$	3.25	5.25	7.25	K Ω/\square	P-well
N+ Sheet Resistance	ρ_{N+}	13	20	27	Ω/\square	
N+ Junction Depth	x_{jN+}		0.8		μ m	
P+ Sheet Resistance	ρ_{P+}	50	80	100	Ω/\square	
P+ Junction Depth	x_{jP+}		0.7		μ m	
Gate Oxide Thickness	T_{GOX}	45	48	51	nm	
Interpoly Oxide Thickness	T_{P1P2}	56	66	76	nm	
Gate Poly Sheet Resistance	ρ_{POLY1}	15	22	30	Ω/\square	
Bottom Poly Sheet Res.	ρ_{POLY2}	15	22	30	Ω/\square	
Metal-1 Sheet Resistance	ρ_{M1}		50		m Ω/\square	
Passivation Thickness	T_{PASS}		200+900		nm	oxide+nit.

Capacitance	Symbol	Minimum	Typical	Maximum	Unit	Comments
Gate Oxide	C_{OX}	0.68	0.72	0.78	fF/ μ m ²	
Metal-1 to Poly-1	C_{M1P}	0.047	0.0523	0.0575	fF/ μ m ²	
Metal-1 to Silicon	C_{M1S}	0.027	0.30	0.034	fF/ μ m ²	
Poly-1 to Poly-2	C_{P1P2}	0.453	0.523	0.617	fF/ μ m ²	

Process C3025

Physical Characteristics

Starting Material	P <100>	N+/P+ Width/Space	3.0 / 3.0 μ m
Starting Mat. Resistivity	15 - 25 Ω -cm	N+ To P+ Space	12 μ m
Typ. Operating Voltage	10V	Contact To Poly Space	2.5 μ m
Well Type	P-well	Contact Overlap Of Active	1.5 μ m
Metal Layers	1	Contact Overlap Of Poly	1.0 μ m
Poly Layers	2	Metal-1 Overlap Of Contact	1.0 μ m
Contact Size	2.0x2.0 μ m	Minimum Pad Opening	100x100 μ m
Metal-1 Width/Space	3.5 / 2.5 μ m	Minimum Pad-to-Pad Spacing	5.0 μ m
Gate Poly Width/Space	3.0 / 3 μ m	Minimum Pad Pitch	80.0 μ m

Special Feature of C3025 Process: 10 Volt P-well single metal analog process.

Process C5014

CMOS 5 μ m

15 Volt Analog

Electrical Characteristics

T=25°C Unless otherwise noted

N-Channel Transistor	Symbol	Minimum	Typical	Maximum	Unit	Comments
Threshold Voltage	V_{T_N}	0.7	0.9	1.0	V	100x100 μ m
Body Factor	γ_N	1.2	1.4	1.6	$V^{1/2}$	100x100 μ m
Conduction Factor	β_N	23	25.5	30	$\mu A/V^2$	100x100 μ m
Effective Channel Length	L_{effN}	2.33	2.85	3.33	μ m	100x100 μ m
Width Encroachment	ΔW_N		1.0		μ m	Per side
Punch Through Voltage	$BVDSS_N$	20	25		V	
Poly Field Threshold Voltage	$VTF_{P(N)}$	20			V	

P-Channel Transistor	Symbol	Minimum	Typical	Maximum	Unit	Comments
Threshold Voltage	V_{T_P}	-0.7	-0.9	-1.1	V	100x100 μ m
Body Factor	γ_P	0.6	0.75	0.9	$V^{1/2}$	100x100 μ m
Conduction Factor	β_P	7.5	9.0	10.5	$\mu A/V^2$	100x100 μ m
Effective Channel Length	L_{effP}	2.92	3.34	3.82	μ m	100x100 μ m
Width Encroachment	ΔW_P		1.5		μ m	Per side
Punch Through Voltage	$BVDSS_P$	-20	-25		V	
Poly Field Threshold Voltage	$VTF_{P(P)}$	-20			V	

Diffusion & Thin Films	Symbol	Minimum	Typical	Maximum	Unit	Comments
Well (field) Sheet Resistance	$\rho_{P-well(f)}$	4	5	6	$K\Omega/\square$	P-well
N+ Sheet Resistance	ρ_{N+}	10	13	15	Ω/\square	
N+ Junction Depth	x_{jN+}		1.5		μ m	
P+ Sheet Resistance	ρ_{P+}	30	50	75	Ω/\square	
P+ Junction Depth	x_{jP+}		1.2		μ m	
Gate Oxide Thickness	T_{GOX}	100	108	118	nm	
Interpoly Oxide Thickness	T_{P1P2}	56	66	76	nm	
Gate Poly Sheet Resistance	ρ_{POLY1}	12	15	30	Ω/\square	
Top Poly Sheet Res.	ρ_{POLY2}	20	30	40	Ω/\square	
Metal-1 Sheet Resistance	ρ_{M1}		25	60	$m\Omega/\square$	
Passivation Thickness	T_{PASS}		200+900		nm	oxide+nit.

Capacitance	Symbol	Minimum	Typical	Maximum	Unit	Comments
Gate Oxide	C_{OX}		0.321		fF/ μ m ²	
Metal-1 to Poly-1	C_{M1P}		0.036		fF/ μ m ²	
Metal-1 to Silicon	C_{M1S}		0.019		fF/ μ m ²	
Poly-1 to Poly-2	C_{P1P2}	0.436	0.57	0.704	fF/ μ m ²	

Process C5014

Physical Characteristics

Starting Material	N <100>	N+/P+ Width/Space	3.0 / 5.0 μ m
Starting Mat. Resistivity	3 - 6 Ω -cm	N+ To P+ Space	5.0 μ m
Typ. Operating Voltage	15V	Contact To Poly Space	3.0 μ m
Well Type	P-well	Contact Overlap Of Active	2.0 μ m
Metal Layers	1	Contact Overlap Of Poly	1.0 μ m
Poly Layers	2	Metal-1 Overlap Of Contact	1.0 μ m
Contact Size	3.0x3.0 μ m	Minimum Pad Opening	100x100 μ m
Metal-1 Width/Space	5.0 / 3.0 μ m	Minimum Pad-to-Pad Spacing	5.0 μ m
Gate Poly Width/Space	5.0 / 2.5 μ m	Minimum Pad Pitch	80.0 μ m

Special Feature of C5014 Process: 15 Volt P-well single metal analog process in CMOS 5.0 μ m technology.

Test and Packaging Capability

Test and Packaging Capability

Test Equipment Capability

Manufacturer	Pins	Speed
Sentry 21	120	20MHz
Sentry 21	60	20MHz
Sentry 20	60	20MHz
LTX 77	24	10MHz Analog
LTX Synchro	48 Digital, 48 Analog	40MHz*
MCT	128	40MHz*

*MUX Capable to 80MHz

test&packaging_01.eps

Key Packaging Offering

Package Type	Lead Count
Plastic / Ceramic Dip	8, 14, 16, 18, 20, 24, 28, 40, 48
Plastic / Ceramic Chip Carrier	20, 28, 32, 44, 52, 68, 84
Plastic SOIC	8, 14, 16, 20, 24, 28, 32, 36, 48
Plastic SOJ	20/26, 48, 56
Plastic SSOP	20, 24, 28, 48, 56
Plastic QFP	44, 52, 64, 80, 100, 120, 128, 144, 160, 184, 208
Plastic TQFP	32, 48, 64, 80, 100, 144, 176
SOT	3, 4, 5, 6
Others	Consult Factory

test&packaging_02.eps

Assembly Vendors

Vendor	Location	Packages
AMT	Indonesia	DIP, PLCC, SOIC, QFP, TQFP
ASE	Malaysia, Taiwan	DIP, PLCC, SOIC, QFT, TQFP, SOJ, SSOP
Carsem	Malaysia	SSOP, QSOT, TSSOP, PQFP, TQFP
IPAC	U.S.	Plastic, QuickTurn Service
IN-HOUSE	U.S.	Ceramic Prototype

test&packaging_03.eps

Quality at IMP - Our Policy

Quality at IMP - Our Policy

Quality Priority

Quality in everything we do is a fundamental IMP commitment. Quality may not be sacrificed for any other priority. Before any action is taken, the effect on quality as seen by employees and by customers must be considered.

Product Quality Conformance

Products and services for our customers will conform to all requirements. Products will meet performance specifications. Services will be complete, meet described requirements, and will be in a format appropriate for the customer's use. If a specification cannot be met in full, the customer will be advised and a new specification will be negotiated.

Product and Process Quality Improvement

All processes, manufacturing, manufacturing planning, customer service, product design and design of manufacturing processes shall utilize Total Quality Management concepts including Statistical Process Control techniques and designed experiments to ensure continual improvement of products and services.

Employee Responsibility

Each employee is responsible for performing their work correctly and completely. This responsibility for quality performance applies to all design work, development work, manufacturing work and to all supporting work. It applies to all employee levels. It cannot be abandoned or delegated. No one else can take responsibility.

IMP's Commitment of Support

IMP will provide the tools, the training, and the time necessary for employees to meet their responsibilities.

Employee Participation

IMP encourages all employees to take part in the open discussion, analysis and resolution of problems through participation in quality and productivity teams or through personal suggestions.



DNV Certification, Inc.

DET NORSKE VERITAS QUALITY SYSTEM CERTIFICATE

Certificate No. 96-HOU-AQ-8474

This is to certify that the Quality System
of

IMP INC.

at

2830 North First Street, San Jose, CA 95134 USA

Has been found to conform to Quality Standard:

ISO 9001, 1994

This Certificate is valid for the following products/service ranges:

**DESIGN AND MANUFACTURE OF ANALOG AND MIXED-SIGNAL INTEGRATED
CIRCUITS AND WAFER FABRICATION SERVICES**

Place and date:

Houston, Texas; 01 November 1996

for the Accredited Unit:
Det Norske Veritas Certification, Inc.
Houston, Texas, USA
DNV Management System Certification
The Netherlands

Garnett Davis
Management Representative
DNV Certification, Inc.



Accredited by
the RvA

This certificate is valid until:

08 August 1999

Initial Certification Date:

08 August 1996

Marc Bivona
Lead Auditor

Lack of fulfillment of conditions as set out in the Appendix may render this certificate invalid.

DET NORSKE VERITAS CERTIFICATION, INC., 16940 Park Ten Place, Suite 100, Houston, TX 77064 USA TEL: (713) 579-8003 FAX: (713) 643-2842

Contact Information

IMP Contact Information

For Foundry Services

Contact Moiz Khambaty, Foundry Services Manager

Phone: 408-434-1206

FAX: 408-434-1215

email: moiz@impinc.com

Main Address

IMP, Inc.

2830 North First Street

San Jose, CA 95134-2071

Tel: 408-432-9100 (Main)

Fax: 408-434-0335 (Main)

Fax: 408-434-1215 (Sales)

Representatives

- ◆ IMP USA Representatives Listed by State
- ◆ IMP International Sales Locations Listed by Country

If your state or country is not listed, contact IMP Sales for information.

IMP Web Site

For the latest information on IMP's Wafer Foundry Services, visit our web site.

Internet: www.impweb.com

IMP Sales Offices and Representatives

IMP, Inc.

Corporate Headquarters
 2830 North First Street
 San Jose, CA 95134
Main: 408.432.9100
Sales: 408.434.1277
Fax: 408.434.1215
E-mail: info@impinc.com
Web: www.impweb.com

Asia Pacific Area Sales Office

Philip Wong
IMP, Inc.
 391A Orchard Road
 #12-01, Ngee Ann City Tower A
 Singapore 238873
Tel: 65.838.5046 x225
Fax: 65.235.9340
E-mail: philipw@impinc.com

Eastern Area Sales Office

Jerry DaBell
IMP, Inc.
 2830 North First Street
 San Jose, CA 95134
Tel: 408.434.1452
Fax: 408.434.1215
E-mail: dabell@impinc.com

Central Area Sales Office

Ron Laugesen
IMP, Inc.
 2830 North First Street
 San Jose, CA 95134
Tel: 408.434.1420
Fax: 408.434.1215
E-mail: ronl@impinc.com

Western Area Sales Office

Moiz Khambaty
IMP, Inc.
 2830 North First Street
 San Jose, CA 95134
Tel: 408.434.1206
Fax: 408.434.1215
E-mail: moiz@impinc.com

IMP Foundry Services

Moiz Khambaty
IMP, Inc.
 2830 North First Street
 San Jose, CA 95134
Tel: 408.434.1206
Fax: 408.434.1215
E-mail: moiz@impinc.com
Web: www.impweb.com

IMP Foundry Services

Sandra Taber
IMP, Inc.
 2830 North First Street
 San Jose, CA 95134
Tel: 408.434.1426
Fax: 408.434.1215
E-mail: staber@impinc.com

North American Representatives

Alabama

BITS, Inc.
 Huntsville, AL
Tel: 256.534.4020
Fax: 256.534.0410
Web: www.bits1.com

Alaska

ELREPCO - Northwest
 Beaverton, OR
Tel: 503.520.1900
Fax: 503.520.1906

Arizona

NELCO TWO Company
 Chandler, AZ
Tel: 602.726.2334
Fax: 602.726.2338

Arkansas

Kruvand Associates, Inc.
 Richardson, TX
Tel: 972.437.3355
Fax: 972.680.8854
Web: www.kruvand.com

Austin, TX

Tel: 512.219.9441
Fax: 972.680.8854

California: Northern

Quorum Technical Sales
 Santa Clara, CA
Tel: 408.980.0812
Fax: 408.748.1163

Sacramento Reno Area

Quorum Technical Sales
 Paradise, CA
Tel: 530.877.5772
Fax: 530.699.4007

California: Southern

Spectrum Rep Company
 Westlake Village
Tel: 818.706.2919
Fax: 818.706.2978

Rancho Santa Margarita, CA

Tel: 949.766.6700
Fax: 949.766.6701

Mission Viejo, CA

Tel: 949.367.3132
Fax: 949.367.3133

Canada

Manitoba, Ontario, Quebec, Prince Edward Island, New Brunswick, Newfoundland, Nova Scotia
Polar Components, Inc.
 Dorval, Quebec
Tel: 514.683.3141
Fax: 514.683.3966

Kanata, Ontario

Tel: 613.592.8807
Fax: 613.592.6310

Woodbridge, Ontario

Tel: 416.410.3377
Fax: 416.410.0056

British Columbia and Alberta

ELREPCO - Northwest.
 Redmond, WA
Tel: 425.885.5880
Fax: 425.882.0642

Colorado

PromoTech Sales
 Denver, CO
Tel: 303.692.8484
Fax: 303.692.8416

Connecticut

R.J. Bell Controls, Inc.
 Nashua, NH
Tel: 603.882.6984
Fax: 603.882.9049
 www.bellcontrols.com/about.htm

Delaware

Astrorep Mid Atlantic, Inc.
 Warminster, PA
Tel: 215.957.9580
Fax: 215.957.9583
Web: www.astrorep.com

Florida

Marathon Technical Sales
 Orlando, FL
Tel: 407.872.5775
Tel: 800.713.9156
Fax: 407.872.0535
Web: www.marathontech.com

Melbourne, FL

Tel: 477.728.7706
Fax: 407.952.8725
Web: www.marathontech.com

St. Petersburg, FL

Tel: 727.894.3603
Fax: 727.894.3804
Web: www.marathontech.com

Fort Lauderdale, FL

Tel: 954.785.0072
Fax: 954.782.7090
Web: www.marathontech.com

Cooper City, FL

Tel: 954.450.8211
Fax: 954.450.8213
Web: www.marathontech.com

Georgia

BITS, Inc.
 Norcross, GA
Tel: 770.564.5599
Fax: 770.564.5588
Web: www.bits1.com

Illinois

Northern Illinois Area
Horizon Technical Sales, Inc.
 Downers Grove, IL
Tel: 630.852.2500
Fax: 630.852.2520

Southern Illinois Area

Central Tech Sales, Inc.
 St. Louis, MO
Tel: 314.878.6336
Fax: 314.878.6550

Indiana

Schillinger Associates, Inc.
 Kokomo, IN
Tel: 765.457.7241
Fax: 765.457.7732

Iowa

Matrix Marketing Group
 Bloomington, MN
Tel: 612.835.6977
Fax: 612.835.6822

Kansas

Central Tech Sales, Inc.
 St. Louis, MO
Tel: 314.878.6336
Fax: 314.878.6550

Kentucky

Schillinger Associates, Inc.
 Kokomo, IN
Tel: 765.457.7241
Fax: 765.457.7732

Louisiana

Kruvand Associates, Inc.
 Richardson, TX
Tel: 972.437.3355
Fax: 972.680.8854
Web: www.kruvand.com

Austin, TX

Tel: 512.219.9441
Fax: 972.680.8854

Maine

R.J. Bell Controls, Inc.
 Nashua, NH
Tel: 603.882.6984
Fax: 603.882.9049
 www.bellcontrols.com/about.htm

Maryland

Astrorep Mid Atlantic, Inc.
 Warminster, PA
Tel: 215.957.9580
Fax: 215.957.9583
Web: www.astrorep.com

Massachusetts

R.J. Bell Controls, Inc.
 Nashua, NH
Tel: 603.882.6984
Fax: 603.882.9049
 www.bellcontrols.com/about.htm

Mexico

Juarez Mexico Area
Kruvand Associates, Inc.
 El Paso, TX
Tel: 951.881.9626
Fax: 951.881.9628
Web: www.kruvand.com

Guadalajara Mexico Area
Kruvand Associates, Inc.
 Co. Vallarta Poniente, C.P. Mexico
Tel: 52.3.615.9944
Fax: 52.3.630.1975
Web: www.kruvand.com

Monterrey Mexico Area
Kruvand Associates, Inc.
Col. Del Valle, C.P. Mexico
Tel: 52.8.335.88.67
Fax: 52.8.335.10.65
Web: www.kruvand.com

Michigan
Schillinger Associates, Inc.
Kokomo, IN
Tel: 765.457.7241
Fax: 765.457.7732

Minnesota
Matrix Marketing Group
Bloomington, MN
Tel: 612.835.6977
Fax: 612.835.6822

Mississippi
BITS, Inc.
Huntsville, AL
Tel: 256.534.4020
Fax: 256.534.0410
Web: www.bits1.com

Missouri
Central Tech Sales, Inc.
St. Louis, MO
Tel: 314.878.6336
Fax: 314.878.6550

Montana
NELCO TWO Company
Boise, ID
Tel: 208.343.9171
Fax: 208.343.9170

Nebraska
Central Tech Sales, Inc.
St. Louis, MO
Tel: 314.878.6336
Fax: 314.878.6550

New Hampshire
R.J. Bell Controls, Inc.
Nashua, NH
Tel: 603.882.6984
Fax: 603.882.9049
www.bellcontrols.com/about.htm

New Jersey
Northern New Jersey Area
Astrorep New York, Inc.
Babylon, NY
Tel: 516.422.2500
Fax: 516.422.2504
Web: www.astrorep.com

Southern New Jersey Area
Astrorep Mid Atlantic, Inc.
Warminster, PA
Tel: 215.957.9580
Fax: 215.957.9583
Email:
100710.546@compuserve.com
Web: www.astrorep.com

New Mexico
NELCO TWO Company
Albuquerque, NM
Tel: 505.293.1399
Fax: 505.293.1011

New York
Metro
Astrorep New York, Inc.
Babylon, NY
Tel: 516.422.2500
Fax: 516.422.2504
Web: www.astrorep.com

Upstate
Quality Components
Manlius – Main office
Tel: 315.682.8885
Fax: 315.682.2277

North Carolina
Eastern Area
BITS, Inc.
Raleigh, NC
Tel: 919.807.1000
Fax: 919.807.1001
Web: www.bits1.com

Western Area
BITS, Inc.
Charlotte, NC
Tel: 704.540.8185
Fax: 704.540.8183
Web: www.bits1.com

North Dakota
Matrix Marketing Group
Bloomington, MN
Tel: 612.835.6977
Fax: 612.835.6822

South Dakota
Matrix Marketing Group
Bloomington, MN
Tel: 612.835.6977
Fax: 612.835.6822

Ohio
The Lyons Corporation
Dayton, OH
Tel: 937.278.0714
Fax: 937.278.3609

Oklahoma
Kruvand Associates, Inc.
Broken Arrow, OK
Tel: 918.258.1445
Fax: 918.258.0894
Web: www.kruvand.com

Oregon
ELREPCO - Northwest
Beaverton, OR
Tel: 503.520.1900
Fax: 503.520.1906

Pennsylvania
Eastern Area
Astrorep Mid Atlantic, Inc.
Warminster, PA
Tel: 215.957.9580
Fax: 215.957.9583
Web: www.astrorep.com

Western Area
The Lyons Corporation
Dayton, OH
Tel: 937.278.0714
Fax: 937.278.3609

Puerto Rico
Marathon Technical Sales
Mayaguez, PR
Tel: 787.831.4050
Fax: 787.831.4250
Web: www.marathontech.com

Rhode Island
R.J. Bell Controls, Inc.
Nashua, NH
Tel: 603.882.6984
Fax: 603.882.9049
www.bellcontrols.com/about.htm

South Carolina
BITS, Inc.
Charlotte, NC
Tel: 704.540.8185
Fax: 704.540.8183
Web: www.bits1.com

Tennessee
Eastern Area
BITS, Inc.
Charlotte, NC
Tel: 704.540.8185
Fax: 704.540.8183
Web: www.bits1.com

Western Area
BITS, Inc.
Huntsville, AL
Tel: 256.534.4020
Fax: 256.534.0410
Web: www.bits1.com

Texas
Kruvand Associates, Inc.
Richardson, TX
Tel: 972.437.3355
Fax: 972.680.8854
Web: www.kruvand.com

Austin, TX
Tel: 512.219.9441
Fax: 512.219.1932
Web: www.kruvand.com

El Paso, TX
Tel: 915.881.9626
Fax: 915.881.9628
Web: www.kruvand.com

NELCO TWO Company
Albuquerque, NM
Tel: 505.293.1399
Fax: 505.293.1011

North Houston Area
Kruvand Associates, Inc.
Houston, TX
Tel: 281.890.9766
Fax: 281.890.7955
Web: www.kruvand.com

South Houston Area
Kruvand Associates, Inc.
Sugar Land, TX
Tel: 281.980.0787
Fax: 281.980.8426
Web: www.kruvand.com

Vermont
R.J. Bell Controls, Inc.
Nashua, NH
Tel: 603.882.6984
Fax: 603.882.9049
www.bellcontrols.com/about.htm

Virginia
Astrorep Mid Atlantic, Inc.
Charlottesville, VA
Tel: 804.293.7717
Fax: 804.293.3447
Web: www.astrorep.com

Washington
ELREPCO - Northwest
Redmond, WA
Tel: 425.885.5880
Fax: 425.882.0642

Washington D.C.
Astrorep Mid Atlantic, Inc.
Warminster, PA
Tel: 215.957.9580
Fax: 215.957.9583
Web: www.astrorep.com

Wisconsin
Eastern Area
Horizon Technical Sales, Inc.
Hartford, WI
Tel: 414.670.6776
Fax: 414.670.6778

Western Area
Matrix Marketing Group
Bloomington, MN
Tel: 612.835.6977
Fax: 612.835.6822

Wyoming
NELCO TWO Company
Boise, ID
Tel: 208.343.9171
Fax: 208.343.9170

IMP International Sales Locations

Asia Pacific Area Sales Office

Philip Wong
IMP, Inc.
 391A Orchard Road
 #12-01, Ngee Ann City Tower A
 Singapore 238873
 Tel: 65-838.5046 x225
 Fax: 65.235.9340
 E-mail: philipw@impinc.com

Australia

Arrow Electronics Australia Pty Ltd.
 Headquarters
 9 Bastow Place
 Mulgrave VIC 3170
 Australia
 Tel: 61.3.9574.9300
 Fax: 61.3.9561.2148
 E-mail: simpson@arvnet.com.au
 Web: www.arrow.com.au

169 Unley Rd
 1st Floor, Ste. 16
 Unley SA 5061
 Australia
 Tel: 618.232.3922
 Fax: 618.232.3929
 Web: www.arrow.com.au

17 Bowen Bridge Rd
 Unit 43
 Herston QLD 4006
 Australia
 Tel: 61.7.3216.0770
 Fax: 61.7.3216.0772
 Web: www.arrow.com.au

64 Canning Hwy, Ste. 1
 Victoria Park WA 6100
 Australia
 Tel: 61.9.472.3855
 Fax: 61.9.470.3273
 Web: www.arrow.com.au

Level 4, 5 Belmore Street
 Burnwood NSW 2134
 Australia
 Tel: 61.2.9745.1400
 Fax: 61.2.9745.1401
 Web: www.arrow.com.au

China

Wuhan P&S Electronics Co. Ltd.
 15 Shuo Dao Quan Road
 Wuhan, Hubei 430079
 P.R.C.
 Tel: 86.27.87493500

86.27.87493506
 Fax: 86.27.87491166
 Web: www.p8s.com

Beijing
 Tel: 86.10.62549897
 Fax: 86.10.62536518
 Web: www.p8s.com

Shanghai
 Tel: 86.21.64712494
 Fax: 86.21.64714208
 Web: www.p8s.com

Shenzhen
 Tel: 86.755.3245517
 Fax: 86.755.3269613
 Web: www.p8s.com

Chengdu
 Tel: 86.28.5575657
 Fax: 86.28.5563631
 Web: www.p8s.com

Nanjing
 Tel: 86.25.6618571
 Fax: 86.25.6509932
 Web: www.p8s.com

Wuhan
 Tel: 86.27.87862631
 Fax: 86.27.87862632
 Web: www.p8s.com

Xi'an
 Tel: 86.29.5214247
 Fax: 86.29.5218840
 Web: www.p8s.com

Croatia/Slovenia

HT-Eurep d.o.o.
 F.E.R. Unska 3
 Berislavi 8
 Tel: 38.512.302.454
 Fax: 38.512.302.454
 E-mail: hteurep@cadcam.hg

Czech Republic/Slovak Republic

HT-Eurep s.r.o.
 Svetova 10
 18000 Prague 8
 Czech Republic
 Tel: 42.2.66.31.30.53
 Fax: 42.2.684.00.80
 E-mail: risa@comaphte.cz

Denmark

Dan-Contact AIS
 Brogaardsvej 48
 DK-2820 Gentofte
 Denmark
 Tel: 45.39.68.36.33
 Fax: 45.39.68.36.62
 E-mail: office@dan-contact.dk

France

A2M
 5 Rue Carle Vernet
 92315 Sevres Cedex
 France
 Tel: 33.1.46.23.79.00
 Fax: 33.1.46.23.79.23
 E-mail: jmpeyresblanquesa2m@tekelec.fr

Germany

Tekelec Airtronic GmbH
 Kapuzinerstrasse 9
 80337 Munich 2
 Germany
 Tel: 49.89.5164.503
 Fax: 49.89.5164.305

Hong Kong

EIL Company Limited
 Unit A, 9/F., V GA Building,
 532 Castle Peak Road, Kowloon
 Hong Kong
 Tel: 852.2741.6811
 Fax: 852.2370.9297

Hungary

HT-Electronic KFT
 Nepfurdo U. 19/F
 H-1138 Budapest
 Hungary
 Tel: 36.1.3395219
 Fax: 36.1.3395219
 E-mail: hteurep@elender.hu

India

Teamasia Greaves Semiconductors Private Limited
 Industrial Development Area
 Patancheru 502319
 Medask Dist.
 Andhra Pradesh
 India
 Tel: 91.8455.42032 or 91.8455.42033 or 91.8455.42163
 Fax: 91.8455.42070
 Contact: P. N. Reddy

Ireland

Curragh Technology Ltd.
 Block H, Lock Quay,
 Clare Street
 Limerick
 Ireland
 Tel: 353.61.316116
 Fax: 353.61.316117

Israel

IES Electronics Agencies Ltd.
 32 Ben Gurion Street
 Ramat-Gan 52573
 Israel
 Tel: 972.3.7530776
 Fax: 972.3.7530701

Japan

Teksel Co., Ltd.
 Headquarters
 TBC, 2-27-10 Higashi,
 Shibuya-Ku, Toyko, 150-0011
 Japan
 Tel: 81.35.467.9105
 Fax: 81.35.467.9346
 E-mail: imp@teksel.co.jp
 Web: www.teksel.co.jp

Osaka Branch

Shin Osaka Meikou Building
 4-3-12 Miyahara, Yodogawa-Ku, Osaka-
 Shi 532-0003
 Japan
 Tel: 81.66.399.5000
 Fax: 81.66.399.0999
 Web: www.teksel.co.jp

Nagoya Branch

KS Building
 3-18-28 Marunouchi, Naka-Ku
 Nagoya-Shi 460-0002
 Japan
 Tel: 81.52.971.3611
 Fax: 81.52.971.3622
 Web: www.teksel.co.jp

Nagano Branch

OAU Building
 2-1-22 Tenjin, Ueda-Shi
 Nagano 386-0025
 Japan
 Tel: 81.268.23.7411
 Fax: 81.268.23.7412
 Web: www.teksel.co.jp

Kyusyu Branch

BDai 5 Hakata Kaisei Building
 1-18-25 Hakata Eki-Higashi, Hakata-Ku
 Fukuoka-Shi
 Fukuoka 812-0013
 Japan
 Tel: 81.92.531.7277
 Fax: 81.92.531.9960
 Web: www.teksel.co.jp

Korea

Acetronix
 5th Floor Namhan Bldg.
 76-42 Hannam-Dong
 Yongsan-Ku, Seoul
 Korea
 Tel: 822.796.4561
 Fax: 822.796.4563

AIN Electronics, Inc.

Rm. 203, Blk A, Sin-Sung Officetel
 1588-1 Seocho-Dong, Seocho-ku
 Seoul 135-120
 Korea
 Tel: 822.581.1741
 Fax: 822.581.1740

WaveTech Korea, Co., Ltd

3F, Cest Bien Bldg., 542-4
 Shinsa-dong, Kangnam-ku
 Seoul 135-120
 Korea
 Tel: 822.545.1231
 Fax: 822.545.1245
 Web: www.wavetech.co.kr

Liechtenstein

Computer Controls AG
 Neunbrunnenstr. 55
 CH-8050 Zurich
 Switzerland
 Tel: 41.1.308.66.66
 Fax: 41.1.308.66.55

Malaysia

Sabre Technologies Pte. Ltd.
 104 Boon Keng Road
 #07-07 Kallang Basin
 Industrial Estate
 Singapore 1233
 Tel: 65.2932003
 Fax: 65.2930661

Netherlands**Tekelec Airtronic B.V.**

Ypsilon House
Engelandaan 310
2711 DZ Zoetermeer
2701 Ac Zoetermeer
Netherlands
Tel: 31.79.3461430
Fax: 31.79.341750

New Zealand**Arrow Electronics Australia Pty Ltd.**

19 Pretocia Street
P.O. Box 31186
Lower Hutt 6009
New Zealand
Tel: 64.4.570.2260
Fax: 64.4.566.2111

Poland**HT-Eurep****clo WG Electronics**

ul. Jarazca 10
00-387 Warszawa
Poland
Tel: 48.22.621.77.04
Fax: 48.22.628.48.50
E-mail: wghte@polbox.pl

Singapore**Sabre Technologies Pte. Ltd.**

104 Boon Keng Road
#07-07 Kallang Basin
Industrial Estate
Singapore 339775
Tel: 65.2932003
Fax: 65.2930661

Spain**Tekelec Espana S.A.**

General Aranz, 49
28027 Madrid
Spain
Tel: 34.91.320.4160
Fax: 34.91.320.1018

Sweden**Martinsson Elektronik AB**

Instrumentvagen 16
Box 9060
S-12609 HagerSte.n
Sweden
Tel: 46.8.744.0300
Fax: 46.8.744.7922

Switzerland**Computer Controls AG**

Neunbrunnenstr. 55
8050 Zurich
Switzerland
Tel: 41.1.308.66.66
Fax: 41.1.308.66.55
E-mail: kolbiez@ccontrols.ch

Computer Controls AG

Rte. De Lausanne 17
1400 Yuerdon-les-Bains
Switzerland
Tel: 41.24.423.8200
Fax: 41.24.423.8205

Taiwan**Maxtek Technology Co., Ltd.**

3F, No. 197, Sec. 4,
Nanking E. Road, Taipei
Taiwan
Tel: 886.2.713.0209
886.2.718.2084
Fax: 886.2.712.6780

Thailand**Massworld Co., Ltd.**

72/30 Ban Phunravee 1
Rama 3 Road
Yannawa Bangkok 10120
Thailand
Tel: 66.2.2944930
Fax: 66.2.2942074

United Kingdom**Sequoia Technology Ltd. (a member of the TEKELEC group)**

Tekelec House, Back Lane,
Spencers Wood, Reading,
Berkshire RG7 1PW
United Kingdom
Tel: 44.118.925.8000
Fax: 44.118.925.8020

For any location not listed, please direct inquiries to IMP sales.

REPLIST 12-16-99

Map to IMP - San Jose, CA

From Oakland International Airport

Go South on 880 and turn right at the Montague Expressway exit, move left out of the car pool lane. Turn left on Zanker Road and then turn right on Daggett Drive.

From San Francisco International Airport

Go South on 101 to the Montague Expressway exit (east). Turn right on Zanker Road and then turn right on Daggett Drive.



For Additional Directions

408-432-9100

From San Jose International Airport

From Terminal Drive go to Airport Blvd. From Airport Blvd., turn onto Airport Pkwy. (Airport Pkwy becomes Brokaw Road after 101). Turn left on North First Street, then turn right on Daggett Drive.

WAFER FOUNDRY SERVICES

408-432-9100 www.impweb.com info@impinc.com

REGISTER TODAY

RECEIVE NEW PROCESS AND SERVICE UPDATES

Name: _____

Position: _____

Company: _____

Address: _____

City: _____ State/Province: _____

Zip Code: _____ Country: _____

Phone #: _____ Fax #: _____

Email Address: _____

Interest:

- | | |
|---|---|
| <input type="checkbox"/> High-Voltage BiCMOS | <input type="checkbox"/> E ² -Mixed Signal |
| <input type="checkbox"/> BiCMOS | <input type="checkbox"/> Process Development |
| <input type="checkbox"/> Low-Voltage CMOS (<3V) | <input type="checkbox"/> Process Porting |



ISO 9001 Registered

Please send me updates via:

- Postal Mail Email Postal Mail and Email

408-432-9100
www.impweb.com
info@impinc.com

AVAILABLE ON CD-ROM

408-432-9100 www.impweb.com info@impinc.com






NO -POSTAGE
NECESSARY
IF MAILED
IN THE
UNITED STATES

BUSINESS REPLY MAIL
FIRST-CLASS MAIL PERMIT NO. 1933 SAN JOSE CA

POSTAGE WILL BE PAID BY THE ADDRESSEE



MS-200
CUSTOMER SERVICE
IMP INC
2830 N 1ST ST
SAN JOSE CA 95134-9887



Process Selection Guide



New Offering	Process	Technology (μ)	# Poly Layers	# Metal Layers	# Masks	Well Type	Digital	Analog	BiCMOS	E ²	High Voltage	Low Threshold	High p Poly	Low TC Poly Resistors	Schottky Diode	Low-Voltage Bipolar	High-Voltage Bipolar	Low-Voltage CMOS	High-Voltage CMOS	Comments
◆	C0809	0.8	2	2	14	N												5		
	C0810	0.8	2	2	15	N												5		High Density Analog Circuits
	C1004	1.0	1	2	12	N												5		Gate Array Applications
	C1012	1.0	1	2	14	N												5		NCR Equivalent
	C1015	1.0	2	2	14	N												5		
◆	C1026	1.0	2	2	20	N										5		5	20	
◆	C1027	1.0	2	2	18	N										5		5	20	
◆	C1028	1.0	2	2	20	N										5		5	20	
◆	C1029	1.0	2	2	20	N										5		5	20	
	C1201	1.2	1	2	11	N												5		
	C1202	1.2	2	2	12	N												5		
	C1203	1.2	2	2	14	N										5		5		Low cost 2GHz Process
	C1206	1.2	2	2	16	N										5		5		6.4GHz Process
	C1209	1.2	2	2	14	N												5		Mixed-Signal Process
	C1210	1.2	2	2	14	N												5		Zero Threshold Devices
	C1212	1.2	2	2	17	N											12	5		
	C1215	1.2	2	2	13	N												5		Low Threshold Devices
	C1216	1.2	2	2	15	N													15	Under Development
	C1219	1.2	2	2	17	N												5		
	C1221	1.2	2	2	18	N										5		5		6.2GHz
	C1225	1.2	1	2	16	N										5		5		
	C1226	1.2	2	2	19	N												5	100	
	C1227	1.2	2	2	15	N										5			30	
◆	C1229	1.2	2	2	13	N												5	30	
◆	C1230	1.2	2	2	18	N										5		5		
◆	C1231	1.2	2	2	16	N										5	30	5	30	
◆	C1232	1.2	2	2	20	N										5		5		
	C1601	1.6	2	2	13	N												5		Mixed-Signal Designs
	C3013	3	2	1	11	P												5	10	
	C3014	2	2	1	10	P												5	10	
	C3015	3	1	1	9	P													10	
	C3017	3	2	2	13	P													10	
	C3025	3	2	1	9	P													10	
	C5014	5	2	1	11	P													15	15V RCA/AMI Equivalent



IMP, Inc.
Corporate Headquarters
2830 N. First Street
San Jose, CA 95134-2071
Tel: 408-432-9100
Tel: 800-438-3722
Fax: 408-434-0335
Fax-on-Demand: 1-800-249-1614 (USA)
Fax-on-Demand: 1-303-575-6156 (International)
e-mail: info@impinc.com
<http://www.impweb.com>

The IMP logo is a registered trademark of IMP, Inc.
All other company and product names are trademarks of their respective owners.

© 1999 IMP, Inc.
Printed in USA.
Document Number: WFS3-3/99